

Sample &

Buy





#### Support & 2.2 Community

Tools &

Software

#### LM337L

SNVS780E - MAY 1998 - REVISED DECEMBER 2016

# LM337L 3-Terminal Adjustable Regulator

Technical

Documents

#### 1 Features

- Adjustable Output Down to 1.2 V
- Ensured 100-mA Output Current
- Line Regulation Typically 0.01%/V
- Load Regulation Typically 0.1%
- Current Limit Constant With Temperature
- Eliminates the Need to Stock Many Voltages
- Standard 3-Pin Transistor Package
- 80-dB Ripple Rejection
- **Output is Short Circuit Protected**

#### Applications 2


- **Industrial Power Supplies**
- **Factory Automation Systems**
- **Building Automation Systems**
- **PLC Systems**
- Instrumentation
- IGBT Drive Negative Gate Supplies
- Networking
- Set-Top Boxes

## 3 Description

The LM337L is an adjustable 3-pin negative voltage regulator capable of supplying 100 mA over a -1.2-V to -37-V output range. The LM337L is easy to use and requires only two external resistors to set the output voltage. Both line and load regulation are better than standard fixed regulators. The LM337L is packaged in a standard, easy-to-use TO-92 transistor package.

In addition to higher performance than fixed regulators, the LM337L offers full overload protection. Included on the chip are current limit, thermal overload protection, and safe area protection. All overload protection circuitry remains fully functional even if the adjustment pin is disconnected.

1.2-V to 25-V Adjustable Regulator



Copyright © 2016, Texas Instruments Incorporated

Normally, only a single 1-µF solid tantalum output capacitor is required unless the device is situated more than 6 inches from the input filter capacitors, in which case an input bypass is required. A larger output capacitor can be added to improve transient response. The adjustment pin can be bypassed to achieve very high ripple rejection ratios, which are difficult to achieve with standard 3-pin regulators.

Besides replacing fixed regulators, the LM337L is useful in a wide variety of other applications. Because the regulator is *floating* and monitors only the inputto-output differential voltage, supplies of several hundred volts can be regulated as long as the maximum input-to-output differential is not exceeded.

The LM337L makes a simple adjustable switching regulator, a programmable output regulator, or by connecting a fixed resistor between the adjustment and output, the LM337L can be used as a precision current regulator. Supplies with electronic shutdown can be achieved by clamping the adjustment pin to ground, which programs the output to 1.2 V, where most loads draw little current.

The LM337L is available in a standard TO-92 transistor package and a standard SO-8 surface mount package. The LM337L is rated for operation over a -25°C to 125°C range.


For applications requiring output current in excess of 0.5 A and 1.5 A, The LM137 series may be suitable. For the positive complement, the LM117 and LM317L series are options.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
LM337L	SOIC (8)	3.91 mm × 4.90 mm		
	TO-92 (3)	4.30 mm × 4.30 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### LM337L Available Packages





An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

2

# Table of Contents

1		ures	
2	Арр	lications	1
3	Des	cription	1
4	Rev	ision History	2
5	Pin	Configuration and Functions	3
6	Spe	cifications	3
	6.1	Absolute Maximum Ratings	3
	6.2	ESD Ratings	3
	6.3	Recommended Operating Conditions	3
	6.4	Thermal Information	4
	6.5	Electrical Characteristics	4
	6.6	Typical Characteristics	5
7	Deta	ailed Description	6
	7.1	Overview	6
	7.2	Functional Block Diagram	6
	7.3	Feature Description	6

	7.4	Device Functional Modes 6
8	App	lication and Implementation8
	8.1	Application Information
	8.2	Typical Applications 8
9	Pow	er Supply Recommendations 10
10	Lay	out
	10.1	
	10.2	Layout Example 10
11	Dev	ice and Documentation Support 11
	11.1	Documentation Support 11
	11.2	Receiving Notification of Documentation Updates 11
	11.3	Community Resources 11
	11.4	Trademarks 11
	11.5	Electrostatic Discharge Caution 11
	11.6	Glossary 11
12		hanical, Packaging, and Orderable mation 11

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision D (May 2013) to Revision E

d Applications section, Device Information table, Pin Configuration and Functions section, ESD Ratings table, mmended Operating Conditions table, Typical Characteristics section, Detailed Description section, Application melamentation section, Power Supply Recommendations section, Lawout section, Device and Decumentation	
ort section, and Mechanical, Packaging, and Orderable Information section	1
ed DSBGA Package references throughout the data sheet	1
ed soldering information rows from Absolute Maximum Ratings table	3
d Thermal Information table	4
ged R <sub>0JA</sub> values for D (SOIC) package From: 180 To: 111.3 and for LP (TO-92) package From: 160 To: 156.9	4
	Innernded Operating Conditions table, Typical Characteristics section, Detailed Description section, Application hplementation section, Power Supply Recommendations section, Layout section, Device and Documentation bort section, and Mechanical, Packaging, and Orderable Information section and DSBGA Package references throughout the data sheet bord soldering information rows from Absolute Maximum Ratings table

#### Changes from Revision C (May 2013) to Revision D

•	Changed layout of National Semiconductor Data Sheet to TI format
---	--

# INSTRUMENTS

EXAS


www.ti.com


# Page

Page



## 5 Pin Configuration and Functions





#### **Pin Functions**

PIN		I/O	DESCRIPTION					
NAME	TO-92	SOIC	1/0	DESCRIPTION				
ADJ	1	4	—	Adjust pin				
NC	—	5, 8	—	No connection				
VIN	3	2, 3, 6, 7	Input	Input Input voltage pin for the regulator				
VOUT	2	1	Output	utput Output voltage pin for the regulator				

## 6 Specifications

#### 6.1 Absolute Maximum Ratings

See (1)(2)

	MIN	MAX	UNIT
Input-output voltage differential		40	V
Power dissipation	Internally	y Limited	
Storage temperature, T <sub>stg</sub>	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

## 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)(2)</sup>	±1500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±1500 V may actually have higher performance.

(2) Human-body model,  $1.5k \Omega$  in series with 100 pF.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Operating junction temperature	-25	125	°C

#### 6.4 Thermal Information

		LM	LM337L			
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	LP (TO-92)	UNIT		
		8 PINS	3 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	111.3	156.9	°C/W		
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	56.1	80.2	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	51.9	—	°C/W		
ΨJT	Junction-to-top characterization parameter	10.6	24.7	°C/W		
Ψјв	Junction-to-board characterization parameter	51.3	136.2	°C/W		

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Line regulation <sup>(2)</sup>	$T_A = 25^{\circ}C, 3 V \le  V_{IN} - V_{OUT}  \le 40 V$		0.01	0.04	%/V
Load regulation <sup>(2)</sup>	$T_A = 25^{\circ}C, 5 \text{ mA} \le I_{OUT} \le I_{MAX}$		0.1%	0.5%	
Thermal regulation	$T_A = 25^{\circ}C$ , 10-ms Pulse		0.04	0.2	%/W
Adjustment pin current			50	100	μA
Adjustment pin current change	$5 \text{ mA} \le I_L \le 100 \text{ mA}, 3 \text{ V} \le  V_{IN} - V_{OUT}  \le 40 \text{ V}$		0.2	5	μA
Reference voltage	3 V ≤ $ V_{IN} - V_{OUT} $ ≤ 40 V, 10 mA ≤ $I_{OUT}$ ≤ 100 mA, P ≤ 625 mW	1.2	1.25	1.3	V
Line regulation <sup>(2)</sup>	$3 V \le  V_{IN} - V_{OUT}  \le 40 V$		0.02	0.07	%/V
Load regulation <sup>(2)</sup>	$5 \text{ mA} \le I_{\text{OUT}} \le 100 \text{ mA}$		0.3%	1.5%	
Temperature stability	$T_{MIN} \le T_j \le T_{MAX}$		0.65%		
Minimum load current	$ V_{IN} - V_{OUT}  \le 40 \text{ V}$		3.5	5	mA
Minimum load current	$3 \text{ V} \le  \text{V}_{\text{IN}} - \text{V}_{\text{OUT}}  \le 15 \text{ V}$		2.2	3.5	mA
Ourse at limit	$3 V \le  V_{IN} - V_{OUT}  \le 13 V$	100	200	320	mA
Current limit	$ V_{IN} - V_{OUT}  = 40 V$	25	50	120	mA
RMS output noise, % of V <sub>OUT</sub>	T <sub>A</sub> = 25°C, 10 Hz ≤ f ≤ 10 kHz		0.003%		
Dinale selection setie	V <sub>OUT</sub> = -10 V, F = 120 Hz, C <sub>ADJ</sub> = 0		65		dB
Ripple rejection ratio	C <sub>ADJ</sub> = 10 μF	66	80		dB
Long-term stability	T <sub>A</sub> = 125°C		0.3%	1%	


#### 6.5 Electrical Characteristics<sup>(1)</sup>

(1) Unless otherwise specified, these specifications apply  $-25^{\circ}C \le T_{J} \le 125^{\circ}C$  for the LM337L;  $|V_{IN} - V_{OUT}| = 5$  V and  $I_{OUT} = 40$  mA. Although power dissipation is internally limited, these specifications are applicable for power dissipations up to 625 mW.  $I_{MAX}$  is 100 mA.

(2) Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage due to heating effects are covered under the specification for thermal regulation.



## 6.6 Typical Characteristics



Texas Instruments


www.ti.com

## 7 Detailed Description

#### 7.1 Overview

The LM337L devices are adjustable 3-terminal negative-voltage regulators capable of supplying 100 mA over an output voltage range of -1.2 V to -37 V. They are exceptionally easy to use, requiring only two external resistors to set the output voltage and one output capacitor for frequency compensation. In addition, LM337L offers full overload protection. Included on the chip are current limit, thermal overload protection and safe area protection. All overload protection circuitry remains fully functional even if the adjustment terminal is disconnected. The LMx37 devices serve a wide variety of applications, including local on-card regulation, programmable output-voltage regulation, and precision current regulation.

#### 7.2 Functional Block Diagram



## 7.3 Feature Description

#### 7.3.1 Output Voltage Adjustment

The Adjustment (ADJ) pin serves as a voltage adjustment reference for the output. The ADJ pin can be attached to a resistor divider circuit to adjust the output voltage level. The reference voltage VADJ will typically be 1.25 V higher than VO.


## 7.4 Device Functional Modes

#### 7.4.1 Protection Diodes

When external capacitors are used with any IC regulator, it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator. Most  $10-\mu$ F capacitors have low enough internal series resistance to deliver 20-A spikes when shorted. Although the surge is short, there is enough energy to damage parts of the IC. When an output capacitor is connected to a negative output regulator and the input is shorted, the output capacitor pulls current out of the output of the regulator. The current depends on the value of the capacitor, the output voltage of the regulator, and the rate at which VIN is shorted to ground. The bypass capacitor on the adjustment terminal can discharge through a low current junction. Discharge occurs when either the input, or the output, is shorted. Figure 15 shows the placement of the protection diodes.



## **Device Functional Modes (continued)**



When CL is larger than 20  $\mu\text{F},$  D1 protects the LM337L in case the input supply is shorted.

When C2 is larger than 10  $\mu$ F and -VOUT is larger than -25V, D2 protects the LM337L in case the output is shorted.

#### Figure 5. Regulator With Protection Diodes

#### 8 Application and Implementation

#### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The LM337L is a negative output linear regulator with high accuracy and a wide temperature range. An output capacitor can be added to further improve transient response, and the ADJ pin can be bypassed to achieve very high ripple-rejection ratios. The device's functionality can be utilized in many different applications that require negative voltage supplies, such as bipolar amplifiers, operational amplifiers, and constant current regulators.

#### 8.2 Typical Applications

#### 8.2.1 1.2-V to 25-V Adjustable Regulator



Copyright © 2016, Texas Instruments Incorporated

Full output current not available at high input-output voltages

 $+C1 = 1-\mu F$  solid tantalum or  $10-\mu F$  aluminum electrolytic required for stability

 $*C2 = 1-\mu F$  solid tantalum is required only if regulator is more than 4" from power supply filter capacitor

#### Figure 6. 1.2-V to 25-V Adjustable Regulator Diagram

#### 8.2.1.1 Design Requirements

The device component count is very minimal, employing two resistors as part of a voltage divider circuit and an output capacitor for load regulation. An input capacitor is needed if the device is more than 4 in. from the filter capacitors.

#### 8.2.1.2 Detailed Design Procedure

The output voltage is set based on the selection of the two resistors (R1 and R2) as shown in Equation 1.

$$-V_{OUT} = -1.25 \, V \left( 1 + \frac{R2}{240 \,\Omega} \right)$$

(1)



#### **Typical Applications (continued)**

#### 8.2.1.3 Application Curve





Figure 7. Dropout Voltage across Load Current at 25°C (∆Vout < 100 mV

#### 8.2.2 Regulator With Trimmable Output Voltage



Copyright © 2016, Texas Instruments Incorporated

#### Figure 8. Regulator with Trimmable Output Voltage Diagram

#### 8.2.2.1 Design Requirements

This design uses five resistors with two being used for a voltage divider circuit and the other three used for trimming the output voltage. The benefit is lower cost as compared to using a trim pot. An output capacitor is needed to improve load regulation.

#### 8.2.2.2 Detailed Design Procedure

This design will trim the output voltage to within 1% of -22 V. The parallel combination of R1, R3, R4 and R5 serve as the bottom resistance and R2 as the top resistance in the voltage divider that sets the output voltage.

Trim Procedure:

- If V<sub>OUT</sub> is –23.08 V or larger, do not use R3, otherwise leave it in.
- Then if V<sub>OUT</sub> is –22.47 V or bigger, do not use R4, otherwise leave it in.
- Then if V<sub>OUT</sub> is –22.16 V or bigger, do not use R5, otherwise leave it in.

This will trim the output to well within 1% of  $-22 V_{DC}$ , without any of the expense or trouble of a trim pot (see LB-46). This technique can be used at any output voltage level.



## 9 Power Supply Recommendations


The input supply to the LM337L must be kept at a voltage level such that its maximum input to output differential voltage rating is not exceeded. The minimum dropout voltage must also be met with extra headroom when possible to keep the LM337L in regulation. TI recommends an input capacitor, especially when the input pin is placed more than 4 in. away from the power-supply filter capacitor.

## 10 Layout

#### **10.1 Layout Guidelines**

Some layout guidelines must be followed to ensure proper regulation of the output voltage with minimum noise. Traces carrying the load current must be wide to reduce the amount of parasitic trace inductance and the feedback loop from VOUT to ADJ must be kept as short as possible. To improve PSRR, a bypass capacitor can be placed at the ADJ pin and must be placed as close as possible to the IC. In cases when VIN shorts to ground, an external diode must be placed from VIN to VOUT to divert the surge current into the output capacitor and protect the IC. Similarly, in cases when a large bypass capacitor is placed at the ADJ pin and VOUT shorts to ground, an external diode must be placed from VOUT to ADJ to provide a path for the bypass capacitor to discharge. These diodes must be placed close to the corresponding IC pins to increase their effectiveness.

#### 10.2 Layout Example



#### Figure 9. LM337L Layout Example



## 11 Device and Documentation Support

#### **11.1 Documentation Support**

#### 11.1.1 Related Documentation

For related documentation see the following:

- LM317L-N 3-Terminal Adjustable Regulator (SNOSBW2)
- LM117, LM317-N Wide Temperature Three-Pin Adjustable Regulator (SNVS774)
- LM317L-N 3-Terminal Adjustable Regulator (SNVS775)

#### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device		Package Type	Package Drawing	Pins			Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LM337LM/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-25 to 100	LM337 LM	Samples
LM337LMX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-25 to 100	LM337 LM	Samples
LM337LZ/NOPB	OBSOLETE	TO-92	LP	3		TBD	Call TI	Call TI	-25 to 100	LM337 LZ	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**P1** 

(mm)

8.0

w

(mm)

12.0

Pin1


Quadrant

Q1



www.ti.com


## TAPE AND REEL INFORMATION



LM337LMX/NOPB

SOIC

D



#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



330.0

12.4

6.5

5.4

2.0

*All dimensions are nominal								
Device	Package Type	Package Drawing		Reel Diameter (mm)	Reel Width W1 (mm)	· · /	B0 (mm)	K0 (mm)

2500

8



# PACKAGE MATERIALS INFORMATION

1-May-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM337LMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

## TEXAS INSTRUMENTS

www.ti.com

1-May-2024

## TUBE



# - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LM337LM/NOPB	D	SOIC	8	95	495	8	4064	3.05

# D0008A



# **PACKAGE OUTLINE**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0008A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



# **GENERIC PACKAGE VIEW**

# TO-92 - 5.34 mm max height TRANSISTOR OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# LP0003A



# **PACKAGE OUTLINE**

# TO-92 - 5.34 mm max height

TO-92



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- Lead dimensions are not controlled within this area.
  Reference JEDEC TO-226, variation AA.
- 5. Shipping method:

  - a. Straight lead option available in bulk pack only.b. Formed lead option available in tape and reel or ammo pack.
  - c. Specific products can be offered in limited combinations of shipping medium and lead options.
  - d. Consult product folder for more information on available options.




# LP0003A

# **EXAMPLE BOARD LAYOUT**

# TO-92 - 5.34 mm max height

TO-92





# LP0003A

# TAPE SPECIFICATIONS

# TO-92 - 5.34 mm max height

TO-92





## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated