











TS5A23159

SCDS201H-AUGUST 2005-REVISED FEBRUARY 2015

## TS5A23159 1-Ω 2-Channel SPDT Analog Switch 5-V / 3.3-V 2-Channel 2:1 Multiplexer / Demultiplexer

#### **Features**

- Isolation in Power-Down Mode,  $V_{CC} = 0$
- Specified Break-Before-Make Switching
- Low ON-State Resistance (1  $\Omega$ )
- Control Inputs are 5.5-V Tolerant
- Low Charge Injection
- **Excellent ON-State Resistance Matching**
- Low Total Harmonic Distortion (THD)
- Supports Analog and Digital Signals
- 1.65-V to 5.5-V Single-Supply Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)

## **Applications**

- Cell Phones
- **PDAs**
- Portable Instrumentation
- Audio and Video Signal Routing
- Low-Voltage Data-Acquisition Systems
- Communication Circuits
- Modems
- Hard Drives
- Computer Peripherals
- Wireless Terminals and Peripherals

#### 3 Description


The TS5A23159 is a bidirectional 2-channel singlepole double-throw (SPDT) switch that is designed to operate from 1.65 V to 5.5 V. The device offers low ON-state resistance and excellent **ON-state** resistance matching with the break-before-make feature which prevents signal distortion during the transferring of a signal from one channel to another. The device has an excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for a wide variety of portable applications including cell phones, audio devices, and instrumentation.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
T05 100150	VSSOP (10)	3.00 mm × 3.00 mm
TS5A23159	UQFN (10)	1.50 mm × 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic





#### **Table of Contents**

	Factoria		8.1 Overview	24
1	Features 1			
2	Applications 1		8.2 Functional Block Diagram	
3	Description 1		8.3 Feature Description	21
4	Revision History2		8.4 Device Functional Modes	21
5	Pin Configuration and Functions	9	Application and Implementation	22
6	Specifications		9.1 Application Information	22
U	•		9.2 Typical Application	22
	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	
	6.2 ESD Ratings	11	Layout	
	6.4 Thermal Information		11.1 Layout Guidelines	
			11.2 Layout Example	
	6.5 Electrical Characteristics for 5-V Supply	12	Device and Documentation Support	
	6.6 Electrical Characteristics for 3.3-V Supply	12	12.1 Trademarks	
	6.7 Electrical Characteristics for 2.5-V Supply9			
	6.8 Electrical Characteristics for 1.8-V Supply 11		12.2 Electrostatic Discharge Caution	
	6.9 Typical Characteristics		12.3 Glossary	25
7	Parameter Measurement Information 16	13	Mechanical, Packaging, and Orderable	25
8	Detailed Description 21		Information	25

#### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision G (August 2013) to Revision H

Page


Added ESD Ratings table, Recommended Operating Conditions table, Thermal Information table, Feature
Description section, Device Functional Modes, Application and Implementation section, Power Supply
Recommendations section, Layout section, Device and Documentation Support section, and Mechanical,
Packaging, and Orderable Information section


#### Changes from Revision F (September 2010) to Revision G

Page



## 5 Pin Configuration and Functions





#### **Pin Functions**

Р	IN	I/O	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	IN1	I	Digital control to connect COM to NO or NC
2	NO1	I/O	Normally open
3	GND	_	Ground
4	NO2	I/O	Normally open
5	IN2	1	Digital control to connect COM to NO or NC
6	COM2	I/O	Common
7	NC2	I/O	Normally closed
8	VCC	_	Power supply
9	NC1	I/O	Normally closed
10	COM1	I/O	Common

## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(3)</sup>		-0.5	6.5	V
$V_{NC} V_{NO} V_{COM}$	Analog voltage <sup>(3)</sup> (4) (5)		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>K</sub>	Analog port diode current	$V_{NC}$ , $V_{NO}$ , $V_{COM} < 0$	-50		mA
I <sub>NC</sub>	On-state switch current		-200	200	
I <sub>NO</sub> I <sub>COM</sub>	On-state peak switch current <sup>(6)</sup>	$V_{NC}$ , $V_{NO}$ , $V_{COM} = 0$ to $V_{CC}$	-400	400	mA
V <sub>IN</sub>	Digital input voltage (3) (4)		-0.5	6.5	V
I <sub>IK</sub>	Digital input clamp current	V <sub>I</sub> < 0	-50		mA
Icc	Continuous current through V <sub>CC</sub>	•		100	mA
I <sub>GND</sub>	Continuous current through GND		-100	100	mA
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

3) All voltages are with respect to ground, unless otherwise specified.

- (4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (5) This value is limited to 5.5 V maximum.
- 6) Pulse at 1-ms duration < 10% duty cycle

Submit Documentation Feedback



#### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{CC}$	Supply LC Voltage	0	5.5	
$V_{NC} \ V_{NO} \ V_{COM}$	Analog voltage	0	V <sub>CC</sub>	V
$V_{IN}$	Digital input voltage range	0	$V_{CC}$	

#### 6.4 Thermal Information

		TS5A23159				
	THERMAL METRIC <sup>(1)</sup>	DGS (VSSOP)	RSE (UQFN)	UNIT		
		10 PINS	10 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	203.9	180.8			
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	88.3	117.8			
$R_{\theta JB}$	Junction-to-board thermal resistance	123.9	98.6	°C/W		
ΨЈТ	Junction-to-top characterization parameter	2.1	6.8	C/VV		
ΨЈВ	Junction-to-board characterization parameter	122.5	98.4			
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	_			

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



#### 6.5 Electrical Characteristics for 5-V Supply

 $V_{cc} = 4.5 \text{ V}$  to 5.5 V.  $T_{b} = -40^{\circ}\text{C}$  to 85°C (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CONDI	TIONS	TA	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
ANALOG SW	ITCH								
V <sub>COM</sub> V <sub>NO</sub>	Analog signal range					0		V <sub>CC</sub>	٧
V <sub>NC</sub>	Peak ON	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC},$	Switch ON	25°C			0.8	1.1	
R <sub>peak</sub>	resistance	$I_{\text{COM}} = -100 \text{ mA},$	See Figure 14	Full	4.5 V		0.0	1.5	Ω
D	ON-state	$V_{NO}$ or $V_{NC} = 2.5 \text{ V}$ ,	Switch ON,	25°C	4.5 V		0.7	0.9	Ω
R <sub>on</sub>	resistance	$I_{COM} = -100 \text{ mA},$	See Figure 14	Full	4.5 V			1.1	12
$\Delta R_{on}$	ON-state resistance match between channels	$V_{NO}$ or $V_{NC}$ = 2.5 V, $I_{COM}$ = -100 mA,	Switch ON, See Figure 14	25°C Full	4.5 V		0.05	0.1	Ω
	ON state	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC},$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 14	25°C			0.15		
R <sub>on(flat)</sub>	ON-state resistance	$V_{NO}$ or $V_{NC} = 1 \text{ V}, 1.5$	0 11 011	25°C	4.5 V		0.1	0.25	Ω
( 22)	flatness	V, 2.5 V, I <sub>COM</sub> = -100 mA,	Switch ON, See Figure 14	Full				0.25	
		$V_{NC}$ or $V_{NO} = 1 V$ ,		25°C		-20	2	20	
	NC, NO OFF leakage current	$V_{COM} = 1 \text{ V to } 4.5 \text{ V},$ or $V_{NC}$ or $V_{NO} = 4.5 \text{ V},$ $V_{COM} = 1 \text{ V to } 4.5 \text{ V},$	Switch OFF, See Figure 15	Full	5.5 V	-100		100	nA
	OFF leakage culterit	$V_{NC}$ or $V_{NO} = 0$ to 5.5	Switch OFF,	25°C		-1	0.2	1	
I <sub>NC(PWROFF)</sub> , I <sub>NO(PWROFF)</sub>		$V_{COM} = 5.5 \text{ V to } 0,$	See Figure 15	Full	0 V	-20		20	μΑ
I <sub>NO(ON)</sub> ,	NC, NO ON leakage current	$V_{NC}$ or $V_{NO} = 1 V$ , $V_{COM} = Open$ , or	Switch ON, See Figure 16	25°C	5.5 V	-20	2	20	nA
I <sub>NC(ON)</sub>		$V_{NC}$ or $V_{NO} = 4.5 \text{ V}$ , $V_{COM} = \text{Open}$ ,	IO = 4.5 V,	Full		-100		100	
l	COM OFF leakage	$V_{NC}$ or $V_{NO} = 0$ to 5.5 $V$ ,	Switch OFF,	25°C	0 V	-1	0.1	1	μA
COM(PWROFF)	current	$V_{COM} = 5.5 \text{ V to } 0,$	See Figure 15	Full	O V	-20		20	μΛ
	COM	$V_{NC}$ or $V_{NO}$ = Open,		25°C		-20	2	20	
I <sub>COM(ON)</sub>	COM ON leakage current	$V_{COM} = 1 \text{ V},$ or $V_{NC} \text{ or } V_{NO} = \text{Open},$ $V_{COM} = 4.5 \text{ V},$	Switch ON, See Figure 16	Full	5.5 V	-100		100	nA
DIGITAL CON	ITROL INPUTS (IN1, IN2)(2)								
V <sub>IH</sub>	Input logic high			Full		2.4		5.5	V
V <sub>IL</sub>	Input logic low			Full		0		8.0	V
I <sub>IH</sub> , I <sub>IL</sub>	Input leakage current	V <sub>IN</sub> = 5.5 V or 0		25°C Full	5.5 V	-2 -100		100	nA
DYNAMIC				1	I				
				25°C	5 V	1	8	13	
t <sub>ON</sub>	Turnon time	$V_{COM} = V_{CC},$ $R_L = 50 \Omega,$	C <sub>L</sub> = 35 pF, See Figure 18	Full	4.5 V to 5.5 V	1		16.5	ns
				25°C	5 V	1	5	8	
t <sub>OFF</sub>	Turnoff time	$V_{COM} = V_{CC},$ $R_L = 50 \Omega,$	C <sub>L</sub> = 35 pF, See Figure 18	Full	4.5 V to 5.5 V	1		8	ns

 <sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
 (2) All unused digital inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.



## **Electrical Characteristics for 5-V Supply (continued)**

 $V_{CC}$  = 4.5 V to 5.5 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST COND	OITIONS	T <sub>A</sub>	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
				25°C	5 V	1	5.5	13	
t <sub>BBM</sub>	Break-before-make time	$V_{NC} = V_{NO} = V_{CC},$ $R_L = 50 \Omega,$	$C_L = 35 \text{ pF},$ See Figure 19	Full	4.5 V to 5.5 V	1		14	ns
Q <sub>C</sub>	Charge injection	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0,	C <sub>L</sub> = 1 nF, See Figure 23	25°C	5 V		-7		рС
C <sub>NC(OFF)</sub> , C <sub>NO(OFF)</sub>	NC, NO OFF capacitance	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND, Switch OFF,	See Figure 17	25°C	5 V		18		pF
C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	NC, NO ON capacitance	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND, Switch ON,	See Figure 17	25°C	5 V		55		pF
C <sub>COM(ON)</sub>	COM ON capacitance	V <sub>COM</sub> = V <sub>CC</sub> or GND, Switch ON,	See Figure 17	25°C	5 V		54.5		pF
C <sub>I</sub>	Digital input capacitance	$V_{IN} = V_{CC}$ or GND,	See Figure 17	25°C	5 V		2		pF
BW	Bandwidth	$R_L = 50 \Omega$ , Switch ON,	See Figure 20	25°C	5 V		100		MHz
O <sub>ISO</sub>	OFF isolation	$R_L = 50 \Omega$ , f = 1 MHz,	Switch OFF, See Figure 21	25°C	5 V		-64		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , f = 1 MHz,	Switch ON, See Figure 22	25°C	5 V		-64		dB
THD	Total harmonic distortion	$R_L = 600 \Omega,$ $C_L = 50 \text{ pF},$	f = 20 Hz to 20 kHz, See Figure 24	25°C	5 V	0.0	04%		
SUPPLY								<u></u>	
1	Positive	$V_{IN} = V_{CC}$ or GND,	Switch (INLOR		10	50	nA		
Icc	supply current	VIN = VCC OI GIND,	OFF	Full	5.5 V			750	ПА

Submit Documentation Feedback

Copyright © 2005–2015, Texas Instruments Incorporated



## 6.6 Electrical Characteristics for 3.3-V Supply

	AMETER	to 85°C (unless otherwis		т	V	MIN	TYP	MAX	UNIT
		TEST CONL	DITIONS	T <sub>A</sub>	V <sub>cc</sub>	IVIIN	ITP	WAX	UNII
ANALOG SWI									
V <sub>COM</sub> , V <sub>NO</sub> , V <sub>NC</sub>	Analog signal range					0		V <sub>CC</sub>	V
R <sub>peak</sub>	Peak ON resistance	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC},$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 14	25°C	3 V		1.3	1.6	Ω
				Full 25°C			1.2	2	
R <sub>on</sub>	ON-state resistance	$V_{NO}$ or $V_{NC} = 2 V$ , $I_{COM} = -100 \text{ mA}$ ,	Switch ON, See Figure 14	Full	3 V		1.2	1.5	Ω
	ON-state			25°C			0.1	0.15	
$\Delta R_{on}$	resistance match between channels	$V_{NO}$ or $V_{NC} = 2 \text{ V}$ , 0.8 V, $I_{COM} = -100 \text{ mA}$ ,	Switch ON, See Figure 14	Full	3 V		0.2		Ω
	ON-state	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC},$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 14	25°C			0.15		
$R_{on(flat)}$	resistance flatness	$V_{NO}$ or $V_{NC} = 2 \text{ V}, 0.8 \text{ V},$	Switch ON,	25°C	3 V				Ω
	nati icos	$I_{COM} = -100 \text{ mA},$	See Figure 14	Full					
		$V_{NC}$ or $V_{NO} = 1 V$ ,		25°C		-20	2	20	
I <sub>NO(OFF)</sub> , I <sub>NC(OFF)</sub>	NC, NO OFF leakage current	$\begin{split} &V_{COM} = 1 \text{ V to 3 V,}\\ &\text{or}\\ &V_{NC} \text{ or } V_{NO} = 3 \text{ V,}\\ &V_{COM} = 1 \text{ V to 3 V,} \end{split}$	Switch OFF, See Figure 15	Full	3.6 V	-50		50	nA
I <sub>NC(PWROFF)</sub> ,	Garrone	$V_{NC}$ or $V_{NO} = 0$ to 3.6 V,	Switch OFF,	25°C	0 V	-1	0.2	1	
I <sub>NO(PWROFF)</sub>		$V_{COM} = 3.6 \text{ V to 0},$	See Figure 15	Full	0 0	-15		15	μA
		$V_{NC}$ or $V_{NO} = 1 V$ ,		25°C		-10	2	10	
I <sub>NO(ON)</sub> , I <sub>NC(ON)</sub>	NC, NO ON leakage current	$V_{COM} = Open,$ or $V_{NC}$ or $V_{NO} = 3 V,$ $V_{COM} = Open,$	Switch ON, See Figure 16	Full	3.6 V	-20		20	nA
	COM		Switch OFF,	25°C		-1	0.2	-	
I <sub>COM(PWROFF)</sub>	OFF leakage current	$V_{NC}$ or $V_{NO} = 3.6 \text{ V to } 0$ , $V_{COM} = 0 \text{ to } 3.6 \text{ V}$ ,	See Figure 15	Full	0 V	<b>–</b> 15		15	μA
		V <sub>NC</sub> or V <sub>NO</sub> = Open,		25°C		-10	2	10	
I <sub>COM(ON)</sub>	COM ON leakage current	$\begin{split} &V_{COM} = 1 \ V, \\ ∨ \\ &V_{NC} \ or \ V_{NO} = Open, \\ &V_{COM} = 3 \ V, \end{split}$	Switch ON, See Figure 16	Full	3.6 V	-20		20	nA
DIGITAL CON	TROL INPUTS (IN	1, IN2) <sup>(2)</sup>							
V <sub>IH</sub>	Input logic high			Full		2		5.5	V
$V_{IL}$	Input logic low			Full		0		8.0	V
I <sub>IH</sub> , I <sub>IL</sub>	Input leakage	V <sub>IN</sub> = 5.5 V or 0		25°C	3.6 V	-2		2	nA
'IH' 'IL	current	VIN = 5.5 V 61 6		Full	3.0 V	-20		20	ш
DYNAMIC									
	_	$V_{COM} = V_{CC}$	$C_L = 35 \text{ pF},$	25°C	3.3 V	5	11	19	
t <sub>ON</sub>	Turnon time	$R_L = 50 \Omega$ ,	See Figure 18	Full	3 V to 3.6 V	3		22	ns
			25°C	3.3 V	1	5	9		
		$V_{COM} = V_{CC}$	$C_{L} = 35 \text{ pF},$		3 V to				ns
t <sub>OFF</sub>	Turnoff time	$R_L = 50 \Omega$ ,	See Figure 18	Full	3.6 V	1		9	
t <sub>OFF</sub>	Turnoff time  Break-before-	$R_L = 50 \Omega$ , $V_{NC} = V_{NO} = V_{CC}$ ,	See Figure 18  C <sub>L</sub> = 35 pF,	Full 25°C		1	7	9 17	

 <sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
 (2) All unused digital inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.



## **Electrical Characteristics for 3.3-V Supply (continued)**

 $V_{CC}$  = 3 V to 3.6 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)<sup>(1)</sup>

PA	RAMETER	TEST COND	TIONS	TA	V <sub>CC</sub>	MIN TYP M	AX UNIT
Q <sub>C</sub>	Charge injection	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C <sub>L</sub> = 1 nF, See Figure 23	25°C	3.3 V	-4	рС
C <sub>NC(OFF)</sub> , C <sub>NO(OFF)</sub>	NC, NO OFF capacitance	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND, Switch OFF,	See Figure 17	25°C	3.3 V	18	pF
C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	NC, NO ON capacitance	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND, Switch ON,	See Figure 17	25°C	3.3 V	56	pF
C <sub>COM(ON)</sub>	COM ON capacitance	V <sub>COM</sub> = V <sub>CC</sub> or GND, Switch ON,	See Figure 17	25°C	3.3 V	56	pF
C <sub>I</sub>	Digital input capacitance	$V_{IN} = V_{CC}$ or GND,	See Figure 17	25°C	3.3 V	2	pF
BW	Bandwidth	$R_L = 50 \Omega$ , Switch ON,	See Figure 20	25°C	3.3 V	100	MHz
O <sub>ISO</sub>	OFF isolation	$R_L = 50 \Omega$ , f = 1 MHz,	Switch OFF, See Figure 21	25°C	3.3 V	-64	dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , f = 1 MHz,	Switch ON, See Figure 22	25°C	3.3 V	-64	dB
THD	Total harmonic distortion	$R_L = 600 \ \Omega,$ $C_L = 50 \ pF,$	f = 20 Hz to 20 kHz, See Figure 24	25°C	3.3 V	0.01%	
SUPPLY				•			*
loo	Positive supply	$V_{IN} = V_{CC}$ or GND,	Switch ON or OFF	25°C	3.6 V		25 nA
I <sub>CC</sub>	current	VIN - VCC OI OIND,	GWILCH CIV OF OFF	Full	5.0 V	1	150

Submit Documentation Feedback

Copyright © 2005–2015, Texas Instruments Incorporated



## 6.7 Electrical Characteristics for 2.5-V Supply<sup>(1)</sup>

	AMETER	C to 85°C (unless otherwing TEST COND		TA	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
ANALOG SWI		1201 00110	1110110	'A	• 66	10.1114		ШАХ	Oitii
V <sub>COM</sub> , V <sub>NO</sub> ,	Analog signal								
V <sub>NC</sub>	range					0		$V_{CC}$	V
D	Peak ON	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC}$	Switch ON,	25°C	221/		1.8	2.5	Ω
R <sub>peak</sub>	resistance	$I_{COM} = -8 \text{ mA},$	See Figure 14	Full	2.3 V			2.7	12
D	ON-state	$V_{NO}$ or $V_{NC} = 1.8 \text{ V}$ ,	Switch ON,	25°C	2.3 V		1.5	2	Ω
R <sub>on</sub>	resistance	$I_{COM} = -8 \text{ mA},$	See Figure 14	Full	2.5 V			2.4	32
	ON-state			25°C			0.15	0.2	
$\Delta R_{on}$	resistance match between channels	$V_{NO}$ or $V_{NC}$ = 1.8 V, 0.8 V, $I_{COM}$ = -8 mA,	Switch ON, See Figure 14	Full	2.3 V			0.2	Ω
5	ON-state	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC},$ $I_{COM} = -8 \text{ mA},$	Switch ON, See Figure 14	25°C	- 001/		0.6		0
$R_{on(flat)}$	resistance flatness	$V_{NO}$ or $V_{NC} = 0.8 \text{ V}$ , 1.8 V,		25°C	2.3 V		0.6	1	Ω
	ı	$I_{COM} = -8 \text{ mA},$	See Figure 14	Full				1	
		$V_{NC}$ or $V_{NO} = 0.5 \text{ V}$ ,		25°C		-20	2	20	
I <sub>NO(OFF)</sub> , I <sub>NC(OFF)</sub>	NC, NO OFF leakage current	$V_{COM} = 0.5 \text{ V to } 2.3 \text{ V,}$ or $V_{NC}$ or $V_{NO} = 2.2 \text{ V,}$ $V_{COM} = 0.5 \text{ V to } 2.3 \text{ V,}$	Switch OFF, See Figure 15	Full	2.3 V	-50		50	nA
I <sub>NC(PWROFF)</sub> ,	Garrone	$V_{NC}$ or $V_{NO} = 0$ to 2.7 V,	Switch OFF,	25°C	0 V	-1	0.1	1.0	μA
I <sub>NO(PWROFF)</sub>		$V_{COM} = 2.7 \text{ V to } 0,$	See Figure 15	Full	U V	-10		10	h., ,
	NO NO	$V_{NC}$ or $V_{NO} = 0.5 \text{ V}$ ,		25°C		-10	2	10	nA
I <sub>NO(ON)</sub> , I <sub>NC(ON)</sub>	NC, NO ON leakage current	$V_{COM} = Open,$ or $V_{NC}$ or $V_{NO} = 2.2 V,$ $V_{COM} = Open,$	Switch ON, See Figure 16	Full	2.7 V	-20		20	
	COM	$V_{NC}$ or $V_{NO} = 2.7 \text{ V to } 0$ ,	Switch OFF,	25°C		-1	0.1	1	
I <sub>COM(PWROFF)</sub>	OFF leakage current	$V_{COM} = 0 \text{ to } 2.7 \text{ V},$	See Figure 15	Full	0 V	-10		10	μA
		V <sub>NC</sub> or V <sub>NO</sub> = Open,		25°C		-10	2	10	
I <sub>COM(ON)</sub>	COM ON leakage current	$\begin{split} &V_{COM} = 0.5 \text{ V},\\ &\text{or}\\ &V_{NC} \text{ or } V_{NO} = \text{Open},\\ &V_{COM} = 2.2 \text{ V}, \end{split}$	Switch ON, See Figure 16	Full	2.7 V	-20		20	nA
DIGITAL CON	TROL INPUTS (IN	1, IN2) <sup>(2)</sup>							
$V_{IH}$	Input logic high			Full		1.8		5.5	V
V <sub>IL</sub>	Input logic low			Full		0		0.6	V
I <sub>IH</sub> , I <sub>IL</sub>	Input leakage	V <sub>IN</sub> = 5.5 V or 0		25°C	2.7 V	-2		2	nA
	current	· IIV		Full		-20		20	
DYNAMIC									
tou	Turnon time	$V_{COM} = V_{CC}$	$C_L = 35 pF,$	25°C	2.5 V	5	15	28	ns
t <sub>ON</sub>	rumon time	$R_L = 50 \Omega$ ,	See Figure 18	Full	2.3 V to 2.7 V	5		32	115
				25°C	2.5 V	2	6	9	
t <sub>OFF</sub>	Turnoff time	$V_{COM} = V_{CC},$ $R_L = 50 \Omega,$	C <sub>L</sub> = 35 pF, See Figure 18	Full	2.3 V to 2.7 V	2		10	ns
	Drook bafara	V V	0 25 -5	25°C	2.5 V	1	10	27	
t <sub>BBM</sub>	Break-before- make time	$\begin{aligned} &V_{NC} = V_{NO} = V_{CC}, \\ &R_L = 50 \ \Omega, \end{aligned}$	C <sub>L</sub> = 35 pF, See Figure 19	Full	2.3 V to 2.7 V	1		30	ns
		i .		1	1				

 <sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
 (2) All unused digital inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.



## Electrical Characteristics for 2.5-V Supply<sup>(1)</sup> (continued)

 $V_{CC}$  = 2.3 V to 2.7 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)

PARAMETER		TEST COND	ITIONS	TA	V <sub>CC</sub>	MIN TYP	MAX	UNIT
$Q_{\mathbb{C}}$	Charge injection	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C <sub>L</sub> = 1 nF, See Figure 23	25°C	2.5 V	-3		рС
$\begin{matrix} C_{NC(OFF)}, \\ C_{NO(OFF)} \end{matrix}$	NC, NO OFF capacitance	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND, Switch OFF,	See Figure 17	25°C	2.5 V	18.5		pF
C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	NC, NO ON capacitance	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND, Switch ON,	See Figure 17	25°C	2.5 V	56.5		pF
C <sub>COM(ON)</sub>	COM ON capacitance	V <sub>COM</sub> = V <sub>CC</sub> or GND, Switch ON,	See Figure 17	25°C	2.5 V	56.5		pF
C <sub>I</sub>	Digital input capacitance	$V_{IN} = V_{CC}$ or GND,	See Figure 17	25°C	2.5 V	2		pF
BW	Bandwidth	$R_L = 50 \Omega$ , Switch ON,	See Figure 20	25°C	2.5 V	100		MHz
O <sub>ISO</sub>	OFF isolation	$R_L = 50 \Omega$ , f = 1 MHz,	Switch OFF, See Figure 21	25°C	2.5 V	-64		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , f = 1 MHz,	Switch ON, See Figure 22	25°C	2.5 V	-64		dB
THD	Total harmonic distortion	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 24	25°C	2.5 V	0.02%		
SUPPLY								
la a	Positive supply	$V_{IN} = V_{CC}$ or GND,	Switch ON or OFF	25°C	2.7 V	10	25	nA
I <sub>CC</sub>	current	AIM - ACC OL CLAD	GWILLII ON OI OIT	Full	Z.1 V		100	ш

Submit Documentation Feedback

Copyright © 2005–2015, Texas Instruments Incorporated



## 6.8 Electrical Characteristics for 1.8-V Supply

 $V_{CC}$  = 1.65 V to 1.95 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)<sup>(1)</sup>

PAR	AMETER	TEST COND	TIONS	T <sub>A</sub>	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
ANALOG SWI	тсн	•							
V <sub>COM</sub> , V <sub>NO</sub> , V <sub>NC</sub>	Analog signal range					0		$V_{CC}$	V
R <sub>peak</sub>	Peak ON resistance	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC},$ $I_{COM} = -2 \text{ mA},$	Switch ON, See Figure 14	25°C Full	1.65 V		5	15	Ω
R <sub>on</sub>	ON-state resistance	$V_{NO}$ or $V_{NC} = 1.5 \text{ V}$ , $I_{COM} = -2 \text{ mA}$ ,	Switch ON, See Figure 14	25°C Full	1.65 V		2	2.5	Ω
	ON-state			25°C			0.15	0.4	
$\Delta R_{on}$	resistance match between channels	$V_{NO}$ or $V_{NC} = 0.6 \text{ V}$ , 1.5 V, $I_{COM} = -2 \text{ mA}$ ,	Switch ON, See Figure 14	Full	1.65 V		0.10	0.4	Ω
	ON-state	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC},$ $I_{COM} = -2 \text{ mA},$	Switch ON, See Figure 14	25°C	4.05.1/		5		•
$R_{on(flat)}$	resistance flatness	$V_{NO}$ or $V_{NC} = 0.6 \text{ V}$ , 1.5 V,		25°C	1.65 V		4.5		Ω
		$I_{COM} = -2 \text{ mA},$	See Figure 14	Full					
		$V_{NC}$ or $V_{NO} = 0.3 \text{ V}$ ,		25°C		-20	2	20	
I <sub>NO(OFF)</sub> , I <sub>NC(OFF)</sub>	NC, NO OFF leakage	$V_{COM} = 0.3 \text{ V to } 1.65 \text{ V},$ or $V_{NC}$ or $V_{NO} = 1.65 \text{ V},$ $V_{COM} = 0.3 \text{ V to } 1.65 \text{ V}$	Switch OFF, See Figure 15	Full	1.65 V	-50		50	nA
I <sub>NC(PWROFF)</sub> ,	current	$V_{NC}$ or $V_{NO} = 0$ to	Switch OFF,	25°C		-1	0.1	1	
I <sub>NO(PWROFF)</sub>		1.95 V, $V_{COM} = 1.95 V \text{ to } 0$ ,	See Figure 15	Full	0 V	<b>-</b> 5		5	μΑ
		$V_{NC}$ or $V_{NO} = 0.3 \text{ V}$ ,		25°C		-5	2	5	
I <sub>NO(ON)</sub> , I <sub>NC(ON)</sub>	NC, NO ON leakage current	$V_{COM}$ = Open, or $V_{NC}$ or $V_{NO}$ = 1.65 V, $V_{COM}$ = Open,	Switch ON, See Figure 16	Full	1.95 V	-20		20	nA
	COM OFF leakage current	$V_{NC}$ or $V_{NO} = 1.95 \text{ V to } 0$ , $V_{COM} = 0$ to 1.95 V,	Switch OFF, See Figure 15	25°C		-1	0.1	1	
I <sub>COM(PWROFF)</sub>				Full	0 V	-5		5	μA
		V <sub>NC</sub> or V <sub>NO</sub> = Open,		25°C		-10	2	10	
I <sub>COM(ON)</sub>	COM ON leakage current	$V_{COM} = 0.3 \text{ V},$ or $V_{NC} \text{ or } V_{NO} = \text{Open},$ $V_{COM} = 1.65 \text{ V},$	Switch ON, See Figure 16	Full	1.95 V	-20		20	nA
DIGITAL CON	TROL INPUTS (IN	1, IN2)							
$V_{IH}$	Input logic high			Full		1.5		5.5	V
$V_{IL}$	Input logic low			Full		0		0.6	V
L. L.	Input leakage	V <sub>IN</sub> = 5.5 V or 0		25°C	1.95 V	-2		2	nΛ
I <sub>IH</sub> , I <sub>IL</sub>	current	VIN = 5.5 V 01 0		Full	1.95 V	-20		20	nA
DYNAMIC					T T			-	
		.,		25°C	1.8 V	10	27.5	48.5	
t <sub>ON</sub>	Turnon time	$V_{COM} = V_{CC},$ $R_L = 50 \Omega,$	C <sub>L</sub> = 35 pF, See Figure 18	Full	1.65 V to 1.95 V	10		55	ns
				25°C	1.8 V	2	6.5	11	
t <sub>OFF</sub>	Turnoff time	$\begin{aligned} &V_{COM} = V_{CC}, \\ &R_L = 50~\Omega, \end{aligned}$	C <sub>L</sub> = 35 pF, See Figure 18	Full	1.65 V to 1.95 V	2		12	ns

<sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



## **Electrical Characteristics for 1.8-V Supply (continued)**

 $V_{CC}$  = 1.65 V to 1.95 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)<sup>(1)</sup>


PA	RAMETER	TEST CON	NDITIONS	TA	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
				25°C	1.8 V	1	18	50	
t <sub>BBM</sub>	Break-before- make time	$\begin{aligned} V_{NC} &= V_{NO} = V_{CC}, \\ R_L &= 50 \ \Omega, \end{aligned}$	C <sub>L</sub> = 35 pF, See Figure 19	Full	1.65 V to 1.95 V	1		55	ns
$Q_{\mathbb{C}}$	Charge injection	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0,	$C_L = 1 \text{ nF},$ See Figure 23	25°C	1.8 V		2		рС
C <sub>NC(OFF)</sub> , C <sub>NO(OFF)</sub>	NC, NO OFF capacitance	V <sub>NC</sub> or V <sub>NO</sub> = V <sub>CC</sub> or GND, Switch OFF,	See Figure 17	25°C	1.8 V		18.5		pF
C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	NC, NO ON capacitance	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND, Switch ON,	See Figure 17	25°C	1.8 V		56.5		pF
C <sub>COM(ON)</sub>	COM ON capacitance	V <sub>COM</sub> = V <sub>CC</sub> or GND, Switch ON,	See Figure 17	25°C	1.8 V		56.5		pF
C <sub>I</sub>	Digital input capacitance	$V_{IN} = V_{CC}$ or GND,	See Figure 17	25°C	1.8 V		2		pF
BW	Bandwidth	$R_L = 50 \Omega$ , Switch ON,	See Figure 20	25°C	1.8 V		105		MHz
O <sub>ISO</sub>	OFF isolation	$R_L = 50 \Omega$ , f = 1 MHz,	Switch OFF, See Figure 21	25°C	1.8 V		-64		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , f = 1 MHz,	Switch ON, See Figure 22	25°C	1.8 V		-64		dB
THD	Total harmonic distortion	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 24	25°C	1.8 V		0.06%		
SUPPLY					'			'	
1	Positive supply	V V as CND Cuitate CN as		25°C	1.95 V		10	25	nA
I <sub>CC</sub>	current	$V_{IN} = V_{CC}$ or GND,	Switch ON or OFF	Full	1.95 V			50	ш

Submit Documentation Feedback

Copyright © 2005–2015, Texas Instruments Incorporated




#### 6.9 Typical Characteristics



# TEXAS INSTRUMENTS

#### **Typical Characteristics (continued)**




Submit Documentation Feedback

Copyright © 2005–2015, Texas Instruments Incorporated



## **Typical Characteristics (continued)**



Copyright © 2005–2015, Texas Instruments Incorporated



#### 7 Parameter Measurement Information




Figure 14. ON-State Resistance (Ron)




Figure 15. OFF-State Leakage Current (I<sub>NC(OFF)</sub>, I<sub>NC(PWROFF)</sub>, I<sub>NO(OFF)</sub>, I<sub>NO(PWROFF)</sub>, I<sub>COM(PWROFF)</sub>)




Figure 16. ON-State Leakage Current ( $I_{COM(ON)}$ ,  $I_{NC(ON)}$ ,  $I_{NO(ON)}$ )

Submit Documentation Feedback



## **Parameter Measurement Information (continued)**






Figure 17. Capacitance (C<sub>I</sub>,  $C_{COM(ON)}$ ,  $C_{NC(OFF)}$ ,  $C_{NO(OFF)}$ ,  $C_{NC(ON)}$ ,  $C_{NO(ON)}$ )



- 1. All input pulses are supplied by generators having the following characteristics:
- PRR 3 10 MHz,  $Z_{O}$  = 50  $\Omega$  ,  $t_{r}$  < 5 ns,  $t_{f}$  < 5 ns.
- 2.  $C_L$  includes probe and jig capacitance.

Figure 18. Turnon (T<sub>ON</sub>) and Turnoff Time (T<sub>OFF</sub>)




- 1. All input pulses are supplied by generators having the following characteristics:
- PRR 3 10 MHz,  $Z_O$  = 50  $\Omega$  ,  $t_r$  < 5 ns,  $t_f$  < 5 ns.
- 2. C<sub>L</sub> includes probe and jig capacitance.

Figure 19. Break-Before-Make Time (T<sub>BBM</sub>)



#### **Parameter Measurement Information (continued)**




Channel ON: NC to COM  $V_I = V_+$  or GND

Network Analyzer Setup

Source Power = 0 dBm(632-mV P-P at  $50-\Omega \text{ load}$ )

DC Bias = 350 mV

Figure 20. Bandwidth (Bw)




Channel OFF: NC to COM  $V_I = V_+$  or GND

**Network Analyzer Setup** 

Source Power = 0 dBm(632-mV P-P at  $50-\Omega \text{ load}$ )

DC Bias = 350 mV

Figure 21. Off Isolation (O<sub>ISO</sub>)



Channel ON: NC to COM
Channel OFF: NO to COM
V<sub>I</sub> = V<sub>+</sub> or GND


Network Analyzer Setup

Source Power = 0 dBm (632-mV P-P at  $50-\Omega$  load)

DC Bias = 350 mV


Figure 22. Crosstalk (X<sub>TALK</sub>)





- 1. All input pulses are supplied by generators having the following characteristics: PRR 3 10 MHz,  $Z_O$  = 50  $\Omega$  ,  $t_r$  < 5 ns,  $t_f$  < 5 ns.
- 2.  $C_L$  includes probe and jig capacitance.

Figure 23. Charge Injection (Q<sub>C</sub>)



1.  $C_L$  includes probe and jig capacitance.

Figure 24. Total Harmonic Distortion (THD)



# Parameter Measurement Information (continued) Table 1. Parameter Description

SYMBOL	DESCRIPTION
V <sub>COM</sub>	Voltage at COM
V <sub>NC</sub>	Voltage at NC
V <sub>NO</sub>	Voltage at NO
R <sub>on</sub>	Resistance between COM and NC or COM and NO ports when the channel is ON
R <sub>peak</sub>	Peak on-state resistance over a specified voltage range
$\Delta R_{on}$	Difference of R <sub>on</sub> between channels in a specific device
R <sub>on(flat)</sub>	Difference between the maximum and minimum value of R <sub>on</sub> in a channel over the specified range of conditions
I <sub>NC(OFF)</sub>	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the OFF state under worst-case input and output conditions
I <sub>NC(PWROFF)</sub>	Leakage current measured at the NC port during the power-down condition, $V_{CC} = 0$
I <sub>NO(OFF)</sub>	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state under worst-case input and output conditions
I <sub>NO(PWROFF)</sub>	Leakage current measured at the NO port during the power-down condition, $V_{CC} = 0$
I <sub>NC(ON)</sub>	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the ON state and the output (COM) open
I <sub>NO(ON)</sub>	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) open
I <sub>COM(ON)</sub>	Leakage current measured at the COM port, with the corresponding channel (COM to NO or COM to NC) in the ON state and the output (NC or NO) open
I <sub>COM(PWROFF)</sub>	Leakage current measured at the COM port during the power-down condition, $V_{CC} = 0$
$V_{IH}$	Minimum input voltage for logic high for the control input (IN)
$V_{IL}$	Maximum input voltage for logic low for the control input (IN)
V <sub>IN</sub>	Voltage at the control input (IN)
$I_{IH}$ , $I_{IL}$	Leakage current measured at the control input (IN)
t <sub>ON</sub>	Turnon time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM, NC, or NO) signal when the switch is turning ON.
t <sub>OFF</sub>	Turnoff time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM, NC, or NO) signal when the switch is turning OFF.
t <sub>BBM</sub>	Break-before-make time. This parameter is measured under the specified range of conditions and by the propagation delay between the output of two adjacent analog channels (NC and NO) when the control signal changes state.
Q <sub>C</sub>	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NO or COM) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_{COM}$ . $C_L$ is the load capacitance and $\Delta V_{COM}$ is the change in analog output voltage.
C <sub>NC(OFF)</sub>	Capacitance at the NC port when the corresponding channel (NC to COM) is OFF
C <sub>NO(OFF)</sub>	Capacitance at the NO port when the corresponding channel (NO to COM) is OFF
C <sub>NC(ON)</sub>	Capacitance at the NC port when the corresponding channel (NC to COM) is ON
C <sub>NO(ON)</sub>	Capacitance at the NO port when the corresponding channel (NO to COM) is ON
C <sub>COM(ON)</sub>	Capacitance at the COM port when the corresponding channel (COM to NC or COM to NO) is ON
C <sub>I</sub>	Capacitance of control input (IN)
O <sub>ISO</sub>	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NC to COM or NO to COM) in the OFF state.
X <sub>TALK</sub>	Crosstalk is a measurement of unwanted signal coupling from an ON channel to an OFF channel (NC to NO or NO to NC). This is measured in a specific frequency and in dB.
BW	Bandwidth of the switch. This is the frequency in which the gain of an ON channel is -3 dB below the DC gain.
THD	Total harmonic distortion is defined as the ratio of the root mean square (RMS) value of the second, third, and higher harmonics to the magnitude of fundamental harmonic.
I <sub>CC</sub>	Static power-supply current with the control (IN) pin at V <sub>CC</sub> or GND

Submit Documentation Feedback




#### 8 Detailed Description

#### 8.1 Overview

The TS5A23159 is a bidirectional 2-channel single-pole double-throw (SPDT) switch that is designed to operate from 1.65 V to 5.5 V. The device offers low ON-state resistance and excellent ON-state resistance matching with the break-before-make feature which prevents signal distortion during the transferring of a signal from one channel to another. The device has an excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for a wide variety of portable applications including cell phones, audio devices, and instrumentation.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

The TS5A23159 is a bidirectional device that has two single-pole, double-throw switches. The two channels of the switch are contorled independently by two digital signals; one digital control for each single-pole, double-throw switch.

#### 8.4 Device Functional Modes

**Table 2. Function Table** 

IN	NC to COM, COM to NC	NO to COM, COM to NO
L	ON	OFF
Н	OFF	ON



#### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The switches are bidirectional, so the NO, NC, and COM pins can be used as either inputs or outputs.

#### 9.2 Typical Application




Figure 25. Typical Application Diagram

#### 9.2.1 Design Requirements

Ensure that all of the signals passing through the switch are within the specified ranges in the recommended operating conditions to ensure proper performance.

#### 9.2.2 Detailed Design Procedure

The TS5A23159 can be properly operated without any external components. However, TI recommends connecting unused pins to ground through a  $50-\Omega$  resistor to prevent signal reflections back into the device. TI also recommends that the digital control pins (INX) be pulled up to VCC or down to GND to avoid undesired switch positions that could result from the floating pin.



#### **Typical Application (continued)**

#### 9.2.3 Application Curve




Figure 26.  $R_{on}$  vs  $V_{COM}$  ( $V_{CC} = 5$  V)

## 10 Power Supply Recommendations

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings can cause permanent damage to the device. Always sequence VCC on first, followed by NO, NC, or COM. Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the VCC supply to other components. A 0.1-µF capacitor, connected from VCC to GND, is adequate for most applications.



## 11 Layout

#### 11.1 Layout Guidelines

High-speed switches require proper layout and design procedures for optimum performance. Reduce stray inductance and capacitance by keeping traces short and wide. Ensure that bypass capacitors are as close to the device as possible. Use large ground planes where possible.

#### 11.2 Layout Example






Figure 27. Layout Recommendation

4 Submit Documentation Feedback



## 12 Device and Documentation Support

#### 12.1 Trademarks

All trademarks are the property of their respective owners.

#### 12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





25-Oct-2016

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TS5A23159DGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JEQ ~ JER)	Samples
TS5A23159DGSRG4	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JEQ ~ JER)	Samples
TS5A23159DGST	ACTIVE	VSSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JER	Samples
TS5A23159DGSTE4	ACTIVE	VSSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JER	Samples
TS5A23159DGSTG4	ACTIVE	VSSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JER	Samples
TS5A23159RSER	ACTIVE	UQFN	RSE	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(JE7 ~ JEO ~ JER ~ JEV)	Samples
TS5A23159RSERG4	ACTIVE	UQFN	RSE	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JE7 ~ JEO ~ JER ~ JEV)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



#### PACKAGE OPTION ADDENDUM

25-Oct-2016

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 13-Aug-2017

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A23159DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TS5A23159DGST	VSSOP	DGS	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TS5A23159RSER	UQFN	RSE	10	3000	180.0	9.5	1.7	2.2	0.75	4.0	8.0	Q1
TS5A23159RSER	UQFN	RSE	10	3000	180.0	9.5	1.7	2.3	0.75	4.0	8.0	Q1
TS5A23159RSER	UQFN	RSE	10	3000	179.0	8.4	1.75	2.25	0.65	4.0	8.0	Q1

www.ti.com 13-Aug-2017



\*All dimensions are nominal

7 til dilliciololio die Hollindi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A23159DGSR	VSSOP	DGS	10	2500	358.0	335.0	35.0
TS5A23159DGST	VSSOP	DGS	10	250	358.0	335.0	35.0
TS5A23159RSER	UQFN	RSE	10	3000	189.0	185.0	36.0
TS5A23159RSER	UQFN	RSE	10	3000	184.0	184.0	19.0
TS5A23159RSER	UQFN	RSE	10	3000	203.0	203.0	35.0




NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
  C. QFN (Quad Flatpack No-Lead) package configuration.
  D. This package complies to JEDEC MO-288 variation UEFD.



## RSE (R-PUQFN-N10)

#### PLASTIC QUAD FLATPACK NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
  - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
  - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



## DGS (S-PDSO-G10)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.



#### IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.