











#### SN54HC273, SN74HC273

SCLS136E - DECEMBER 1982-REVISED JULY 2016

# SNx4HC273 Octal D-Type Flip-Flops With Clear

#### **Features**

- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up to 10 LSTTL Loads
- Low Power Consumption, 80-µA Maximum I<sub>CC</sub>
- Typical  $t_{pd} = 12 \text{ ns}$
- ±4-mA Output Drive at 5 V
- Low Input Current of 1-µA Maximum
- Contain Eight Flip-Flops With Single-Rail Outputs
- **Direct Clear Input**
- Individual Data Input to Each Flip-Flop
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

### 2 Applications

- **Buffer or Storage Registers**
- Shift Registers
- Pattern Generators

### 3 Description

The SNx4HC273 devices are positive-edge-triggered D-type flip-flops with a direct active low clear (CLR) input.


Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not related directly to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE (PINS)	BODY SIZE (NOM)
SN54HC273J	CDIP (20)	24.20 mm × 6.92 mm
SN54HC273W	CFP (20)	13.09 mm × 6.92 mm
SN54HC273FK	LCCC (20)	8.89 mm × 8.89 mm
SN74HC273D	SOIC (20)	12.80 mm × 7.50 mm
SN74HC273DB	SSOP (20)	7.20 mm × 5.30 mm
SN74HC273NS	SO (20)	12.60 mm × 5.30 mm
SN74HC273N	PDIP (20)	24.33 mm × 6.35 mm
SN74HC273PW	TSSOP (20)	6.50 mm × 4.40 mm

<sup>(1)</sup> For all available packages, see the orderable addendum at the end of the data sheet.

#### Logic Diagram, Each Flip-Flop (Positive Logic)



Copyright © 2016, Texas Instruments Incorporated



## **Table of Contents**

1	Features 1	8	Detailed Description	<b>1</b> 1
2	Applications 1		8.1 Overview	11
3	Description 1		8.2 Functional Block Diagram	11
4	Revision History2		8.3 Feature Description	11
5	Pin Configuration and Functions		8.4 Device Functional Modes	11
6	Specifications4	9	Application and Implementation	12
•	6.1 Absolute Maximum Ratings		9.1 Application Information	12
	6.2 ESD Ratings – SN74HC273 4		9.2 Typical Application	12
	6.3 Recommended Operating Conditions	10	Power Supply Recommendations	13
	6.4 Thermal Information	11	Layout	
	6.5 Electrical Characteristics		11.1 Layout Guidelines	13
	6.6 Electrical Characteristics – SN54HC273 5		11.2 Layout Example	13
	6.7 Electrical Characteristics – SN74HC273 6	12	Device and Documentation Support	14
	6.8 Timing Requirements6		12.1 Documentation Support	14
	6.9 Timing Requirements – SN54HC2737		12.2 Related Links	14
	6.10 Timing Requirements – SN74HC2737		12.3 Receiving Notification of Documentation Updat	tes 14
	6.11 Switching Characteristics 8		12.4 Community Resources	14
	6.12 Switching Characteristics – SN54HC273 8		12.5 Trademarks	14
	6.13 Switching Characteristics – SN74HC273 8		12.6 Electrostatic Discharge Caution	14
	6.14 Operating Characteristics9		12.7 Glossary	14
	6.15 Typical Characteristics9	13	Mechanical, Packaging, and Orderable	
7	Parameter Measurement Information 10		Information	14

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision D (August 2003) to Revision E


Page

•	Added Device Information table, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Removed Ordering Information table, see POA at the end of the data sheet	1
•	Added Military Disclaimer to Features	1
•	Changed R <sub>0JA</sub> for DB package from 70°C/W : to 90.3°C/W	5
•	Changed R <sub>0JA</sub> for DW package from 58°C/W : to 77.4°C/W	5
•	Changed R <sub>0JA</sub> for N package from 69°C/W : to 45.1°C/W	5
•	Changed R <sub>0JA</sub> for NS package from 60°C/W : to 72.6°C/W	5
•	Changed R <sub>0JA</sub> for PW package from 83°C/W : to 98.3°C/W	5

Submit Documentation Feedback



## 5 Pin Configuration and Functions



#### **Pin Functions**

PIN VO			DECODINE
NO.	NAME	1/0	DESCRIPTION
1	CLR	I	Active low clear input
2	1Q	0	Output 1
3	1D	I	Input 1
4	2D	I	Input 2
5	2Q	0	Output 2
6	3Q	0	Output 3
7	3D	I	Input 3
8	4D	I	Input 4
9	4Q	0	Output 4
10	GND	_	Ground
11	CLK	I	Clock input
12	5Q	0	Output 5
13	5D	I	Input 5
14	6D	I	Input 6
15	6Q	0	Output 6
16	7Q	0	Output 7
17	7D	I _	Input 7
18	8D	I	Input 8
19	8Q	0	Output 8
20	V <sub>CC</sub>	_	Power

Copyright © 1982–2016, Texas Instruments Incorporated

Submit Documentation Feedback



### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		-0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$V_I < 0$ or $V_I > V_{CC}$		±20	mA
lok	Output clamp current <sup>(2)</sup>	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±25	mA
	Continuous current through V <sub>CC</sub> or GND			±50	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings - SN74HC273

		VALUE	UNIT
, Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
V <sub>(ESD)</sub> discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

<sup>1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2	5	6	V
		V <sub>CC</sub> = 2 V	1.5			
V <sub>IH</sub>	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			V
		$V_{CC} = 6 V$	4.2			
V <sub>IL</sub>		$V_{CC} = 2 V$			0.5	
	Low-level input voltage	$V_{CC} = 4.5 \text{ V}$			1.35	V
			$V_{CC} = 6 V$			1.8
$V_{I}$	Input voltage		0		$V_{CC}$	V
Vo	Output voltage		0		$V_{CC}$	V
		$V_{CC} = 2 V$			1000	
$\Delta t/\Delta v$	Input transition rise and fall time	$V_{CC} = 4.5 \text{ V}$			500	ns
		$V_{CC} = 6 V$			400	
т	Operating free air temperature	SN54HC273	-55		125	°C
T <sub>A</sub>	Operating free-air temperature	SN74HC273	-40		85	C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs.

Product Folder Links: SN54HC273 SN74HC273

<sup>2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.



#### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		SN74HC273					
		DB (SSOP)	DW (SOIC)	N (PDIP)	NS (SO)	PW (TSSOP)	UNIT
		20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	90.3	77.4	45.1	72.6	98.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	51.7	42.8	31.1	38.9	33.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	45.5	45.2	26	40.1	49.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	17.7	16.7	16.6	15.7	2	°C/W
ΨЈВ	Junction-to-board characterization parameter	45.1	44.7	25.9	39.7	48.7	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

#### 6.5 Electrical Characteristics

 $T_A = 25^{\circ}C$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
			V <sub>CC</sub> = 2 V	1.9	1.998		
V <sub>OH</sub>		$I_{OH} = -20 \mu A$	$V_{CC} = 4.5 \text{ V}$	4.4	4.499		
	$V_I = V_{IH}$ or $V_{IL}$		V <sub>CC</sub> = 6 V	5.9	5.999		V
		$I_{OH} = -4 \text{ mA}, V_{CC} = 4.8$	5 V	3.98	4.3		
		$I_{OH} = -5.2 \text{ mA}, V_{CC} = 0$	6 V	5.48	5.8		
	$V_I = V_{IH}$ or $V_{IL}$		V <sub>CC</sub> = 2 V		0.002	0.1	
		I <sub>OL</sub> = 20 μA	V <sub>CC</sub> = 4.5 V		0.001	0.1	
V <sub>OL</sub>			V <sub>CC</sub> = 6 V		0.001	0.1	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = 4.5 \text{ V}$			0.17	0.26	
		$I_{OL} = 5.2 \text{ mA}, V_{CC} = 6$	V		0.15	0.26	
I <sub>I</sub>	$V_I = V_{CC}$ or 0, $V_{CC} = 6$	6 V			±0.1	±100	nA
I <sub>cc</sub>	$V_I = V_{CC}$ or 0, $I_O = 0$ ,	V <sub>CC</sub> = 6 V				8	μA
C <sub>i</sub>	V <sub>CC</sub> = 2 V to 6 V				3	10	pF

#### 6.6 Electrical Characteristics – SN54HC273

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
		V <sub>CC</sub> = 2 V	V <sub>CC</sub> = 2 V	1.9			
V <sub>OH</sub>		$I_{OH} = -20 \mu A$	$V_{CC} = 4.5 \text{ V}$	4.4			
	$V_I = V_{IH}$ or $V_{IL}$		V <sub>CC</sub> = 6 V	5.9			V
		$I_{OH} = -4$ mA, $V_{CC} = 4.5$ V		3.7			
		$I_{OH} = -5.2 \text{ mA}, V_{CC} = 6 \text{ V}$		5.2			
			V <sub>CC</sub> = 2 V			0.1	
	$V_{I} = V_{IH}$ or $V_{IL}$	$I_{OL} = 20 \mu A$	V <sub>CC</sub> = 4.5 V			0.1	
V <sub>OL</sub>			V <sub>CC</sub> = 6 V			0.1	V
		I <sub>OL</sub> = 4 mA, V <sub>CC</sub> = 4.5 V				0.4	
	$I_{OL} = 5.2 \text{ mA}, V_{CC} = V$					0.4	
I <sub>I</sub>	$V_I = V_{CC}$ or 0, $V_{CC} = 6 \text{ V}$					±1000	nA
I <sub>CC</sub>	$V_I = V_{CC}$ or 0, $I_O = 0$ , $V_{CC}$	= 6 V				160	μΑ
C <sub>i</sub>	V <sub>CC</sub> = 2 V to 6 V					10	pF

Product Folder Links: SN54HC273 SN74HC273

<sup>(2)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



#### 6.7 Electrical Characteristics - SN74HC273

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
			V <sub>CC</sub> = 2 V	1.9			
V <sub>OH</sub>		$I_{OH} = -20 \mu A$	$V_{CC} = 4.5 \text{ V}$	4.4			
	$V_I = V_{IH}$ or $V_{IL}$		V <sub>CC</sub> = 6 V	5.9			V
		$I_{OH} = -4 \text{ mA}, V_{CC} = 4.5 \text{ V}$		3.84			
		$I_{OH} = -5.2 \text{ mA}, V_{CC} = 6 \text{ V}$		5.34			
V <sub>CC</sub> = 2 V	V <sub>CC</sub> = 2 V			0.1			
		I <sub>OL</sub> = 20 μA	$V_{CC} = 4.5 \text{ V}$			0.1	
V <sub>OL</sub>	$V_I = V_{IH}$ or $V_{IL}$		V <sub>CC</sub> = 6 V			0.1	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = 4.5 \text{ V}$				0.33	
		$I_{OL} = 5.2 \text{ mA}, V_{CC} = 6 \text{ V}$				0.33	
I	$V_I = V_{CC}$ or 0, $V_{CC} = 6 \text{ V}$					±1000	nA
Icc	$V_I = V_{CC}$ or 0, $I_O = 0$ , $V_{CC}$	= 6 V				80	μΑ
C <sub>i</sub>	V <sub>CC</sub> = 2 V to 6 V					10	pF

## 6.8 Timing Requirements

 $T_A = 25$ °C (unless otherwise noted)

				MIN	MAX	UNIT
			V <sub>CC</sub> = 2 V		5	
$f_{clock}$	Clock frequency		V <sub>CC</sub> = 4.5 V		27	MHz
			V <sub>CC</sub> = 6 V		32	
			V <sub>CC</sub> = 2 V	80		
t <sub>w</sub>		CLR low	$V_{CC} = 4.5 \text{ V}$	16		
	Dulas duration		$V_{CC} = 6 V$	14		
	Pulse duration		V <sub>CC</sub> = 2 V	80		ns
		CLK high or low	$V_{CC} = 4.5 \text{ V}$	16		
			$V_{CC} = 6 V$	14		
			V <sub>CC</sub> = 2 V	100		
		Data	$V_{CC} = 4.5 \text{ V}$	20		
	Catur time before CLIVA		$V_{CC} = 6 V$	17		
t <sub>su</sub>	Setup time before CLK↑		V <sub>CC</sub> = 2 V	100		ns
		CLR inactive	$V_{CC} = 4.5 \text{ V}$	20		
			$V_{CC} = 6 V$	17		
			V <sub>CC</sub> = 2 V	0		
$t_h$	Hold time, data after CLK↑		$V_{CC} = 4.5 \text{ V}$	0		ns
			V <sub>CC</sub> = 6 V	0		

Product Folder Links: SN54HC273 SN74HC273

ubinit Documentation reeuback



## 6.9 Timing Requirements - SN54HC273

over recommended operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
			V <sub>CC</sub> = 2 V		4	
f <sub>clock</sub>	Clock frequency		$V_{CC} = 4.5 \text{ V}$		18	MHz
			V <sub>CC</sub> = 6 V		21	
			V <sub>CC</sub> = 2 V	120		
		CLR low	$V_{CC} = 4.5 \text{ V}$	24		
	Dulas duration		$V_{CC} = 6 V$	20		
t <sub>w</sub>	Pulse duration		V <sub>CC</sub> = 2 V	120		ns
		CLK high or low	V <sub>CC</sub> = 4.5 V	24		
			V <sub>CC</sub> = 6 V	20		
			V <sub>CC</sub> = 2 V	150		
		Data	$V_{CC} = 4.5 \text{ V}$	30		
	Catus tima bafara CLIVA		$V_{CC} = 6 V$	25		
t <sub>su</sub>	Setup time before CLK↑		V <sub>CC</sub> = 2 V	150		ns
		CLR inactive	V <sub>CC</sub> = 4.5 V	30		
			V <sub>CC</sub> = 6 V	25		
			V <sub>CC</sub> = 2 V	0		
t <sub>h</sub>	Hold time, data after CLK↑		$V_{CC} = 4.5 \text{ V}$	0		ns
			V <sub>CC</sub> = 6 V	0		

## 6.10 Timing Requirements - SN74HC273

over recommended operating free-air temperature range (unless otherwise noted)

				MIN MAX	UNIT	
			V <sub>CC</sub> = 2 V	4		
f <sub>clock</sub>	Clock frequency		V <sub>CC</sub> = 4.5 V	21	MHz	
			$V_{CC} = 6 V$	25		
			$V_{CC} = 2 V$	100		
		CLR low	$V_{CC} = 4.5 \text{ V}$	20		
	Pulse duration		$V_{CC} = 6 V$	17	ns	
t <sub>w</sub>	Pulse duration		V <sub>CC</sub> = 2 V	100		
		CLK high or low	$V_{CC} = 4.5 \text{ V}$	20		
			$V_{CC} = 6 V$	17		
			$V_{CC} = 2 V$	125		
		Data	$V_{CC} = 4.5 \text{ V}$	25		
	Setup time before CLK↑		$V_{CC} = 6 V$	21		
t <sub>su</sub>	Setup time before CLN		$V_{CC} = 2 V$	125	ns	
		CLR inactive	$V_{CC} = 4.5 \text{ V}$	25		
			$V_{CC} = 6 V$	21		
			V <sub>CC</sub> = 2 V	0		
t <sub>h</sub>	Hold time, data after CLK↑		$V_{CC} = 4.5 \text{ V}$	0	ns	
			$V_{CC} = 6 V$	0		

Product Folder Links: SN54HC273 SN74HC273



### **6.11 Switching Characteristics**

 $T_A = 25$ °C and  $C_L = 50$  pF (unless otherwise noted; see Figure 2)

PARAMETER	TEST CONDITI	ONS	MIN	TYP	MAX	UNIT
		V <sub>CC</sub> = 2 V	5	11		
f <sub>max</sub>		$V_{CC} = 4.5 \text{ V}$	27	50		MHz
		$V_{CC} = 6 V$	32	60		
t <sub>PHL</sub>		V <sub>CC</sub> = 2 V		55	160	
	From CLR (input) to any (output)	$V_{CC} = 4.5 \text{ V}$		15	32	ns
		$V_{CC} = 6 V$		12	27	
		$V_{CC} = 2 V$		56	160	
t <sub>pd</sub>	From CLK (input) to any (output)	$V_{CC} = 4.5 \text{ V}$		15	32	ns
		$V_{CC} = 6 V$		13	27	
		V <sub>CC</sub> = 2 V		38	75	
t <sub>t</sub>	To any (output)	$V_{CC} = 4.5 \text{ V}$		8	15	ns
		$V_{CC} = 6 V$		6	13	

## 6.12 Switching Characteristics – SN54HC273

over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted; see Figure 2)

PARAMETER	TEST COND	ITIONS	MIN	MAX	UNIT	
		$V_{CC} = 2 V$	4			
f <sub>max</sub>		$V_{CC} = 4.5 \text{ V}$	18		MHz	
		$V_{CC} = 6 V$	21			
		$V_{CC} = 2 V$		240		
t <sub>PHL</sub>	From CLR (input) to any (output)	$V_{CC} = 4.5 \text{ V}$		48	ns	
		$V_{CC} = 6 V$		41		
		$V_{CC} = 2 V$		240		
t <sub>pd</sub>	From CLK (input) to any (output)	$V_{CC} = 4.5 \text{ V}$		48	ns	
		$V_{CC} = 6 V$		41		
		$V_{CC} = 2 V$		110		
t <sub>t</sub>	To any (output)	$V_{CC} = 4.5 \text{ V}$		22	ns	
		V <sub>CC</sub> = 6 V		19		

#### 6.13 Switching Characteristics – SN74HC273

over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted; see Figure 2)

PARAMETER	TEST CONDITIONS		MIN	MAX	UNIT
		V <sub>CC</sub> = 2 V	4		
f <sub>max</sub>		V <sub>CC</sub> = 4.5 V	21		MHz
		$V_{CC} = 6 V$	25		
		$V_{CC} = 2 V$		200	
t <sub>PHL</sub>	From CLR (input) to any (output)	V <sub>CC</sub> = 4.5 V		40	ns
		$V_{CC} = 6 V$		34	
		$V_{CC} = 2 V$		200	
t <sub>pd</sub>	From CLK (input) to any (output)	V <sub>CC</sub> = 4.5 V		40	ns
		$V_{CC} = 6 V$		34	
		$V_{CC} = 2 V$		95	
t <sub>t</sub>	To any (output)	V <sub>CC</sub> = 4.5 V		19	ns
		V <sub>CC</sub> = 6 V		16	

Submit Documentation Feedback

Copyright © 1982–2016, Texas Instruments Incorporated



## 6.14 Operating Characteristics

 $T_A = 25$ °C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance per flip-flop	No load	35	pF

## 6.15 Typical Characteristics





Figure 1. Max  $t_{pd}$  vs  $V_{CC}$ 

Copyright © 1982–2016, Texas Instruments Incorporated

Submit Documentation Feedback



#### 7 Parameter Measurement Information



NOTES: A. C<sub>I</sub> includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_Q = 50 \Omega$ ,  $t_r = 6 \text{ ns}$ ,  $t_f = 6 \text{ ns}$ .
- C. For clock inputs, f<sub>max</sub> is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 2. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

Copyright © 1982–2016, Texas Instruments Incorporated




## 8 Detailed Description

#### 8.1 Overview

The SNx4HC273 contains eight flip-flops with single-rail outputs with individual data input to each flip-flop. The outputs can drive up to 10 LSTTL loads. The device has direct active low clear input.

#### 8.2 Functional Block Diagram



### 8.3 Feature Description

The SNx4HC273 has low power consumption with a maximum <sub>CC</sub> of 80 µA.

The typical  $t_{pd}$  for the SNx4HC273 is 12 ns and the output drive is ±4 mA at 5 V.

The SNx4HC273 also has very low input current, with the maximum set at 1 µA.

#### 8.4 Device Functional Modes

Table 1 lists the functional modes of the SNx4HC273.

Table 1. Function Table (Each Flip-Flop)

	INPUTS	3	OUTPUT
CLR	CLK	D	Q
L	X	X	L
Н	1	Н	Н
Н	1	L	L
Н	L	X	$Q_0$

Product Folder Links: SN54HC273 SN74HC273



### 9 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The SNx4HC273 is octal D Flip flop with active low clear input. It has low input current and low power consumption. The D flip-flop can be used as a Toggle flip flop using an XOR gate at the input. The output toggles from the previous state whenever the T input is high.

#### 9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

#### 9.2.1 Design Requirements

This SNx4Hc273 device uses CMOS technology and has balanced output drive.

#### 9.2.2 Detailed Design Procedure

- 1. Recommended input conditions:
  - Rise time and fall time specifications: see  $(\Delta t/\Delta V)$  in *Recommended Operating Conditions*.
  - Specified high and low levels: see (V<sub>IH</sub> and V<sub>IL</sub>) in Recommended Operating Conditions.
  - Inputs are not overvoltage tolerant and must not be above any valid V<sub>CC</sub> as per Recommended Operating Conditions.
- 2. Absolute maximum output conditions:
  - Continuos output currents must not exceed (I<sub>O</sub> max) per output and must not exceed total current (continuous current through V<sub>CC</sub> or GND) for the part. These limits are located in the *Absolute Maximum Ratings*.
  - Outputs must not be pulled above V<sub>CC</sub>.

Submit Documentation Feedback



### **Typical Application (continued)**

#### 9.2.3 Application Curve




Figure 3. Max Transition Time vs V<sub>CC</sub>

### 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in *Recommended Operating Conditions*.

Each  $V_{CC}$  pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- $\mu$ F capacitor. If there are multiple  $V_{CC}$  pins, TI recommends a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor for each power pin. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

#### 11 Layout

#### 11.1 Layout Guidelines

When using multiple bit logic devices inputs must not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances:

- All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating.
- The logic level that must be applied to any particular unused input depends on the function of the device.
- Generally they are tied to GND or V<sub>CC</sub> whichever make more sense or is more convenient.

#### 11.2 Layout Example



Figure 4. SNx4HC273 Layout

Copyright © 1982–2016, Texas Instruments Incorporated



### 12 Device and Documentation Support

#### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation, see the following: Implications of Slow or Floating CMOS Inputs

#### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54HC273	Click here	Click here	Click here	Click here	Click here
SN74HC273	Click here	Click here	Click here	Click here	Click here

### 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

Product Folder Links: SN54HC273 SN74HC273





9-Oct-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8409901VRA	ACTIVE	CDIP	J	20	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	5962-8409901VR A SNV54HC273J	Samples
5962-8409901VSA	ACTIVE	CFP	W	20	25	TBD	SNPB	N / A for Pkg Type	-55 to 125	5962-8409901VS A SNV54HC273W	Samples
84099012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	84099012A SNJ54HC 273FK	Samples
8409901RA	ACTIVE	CDIP	J	20	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	8409901RA SNJ54HC273J	Samples
8409901SA	ACTIVE	CFP	W	20	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	8409901SA SNJ54HC273W	Samples
JM38510/65601BRA	ACTIVE	CDIP	J	20	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65601BRA	Samples
JM38510/65601BSA	ACTIVE	CFP	W	20	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65601BSA	Samples
M38510/65601BRA	ACTIVE	CDIP	J	20	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65601BRA	Samples
M38510/65601BSA	ACTIVE	CFP	W	20	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65601BSA	Samples
SN54HC273J	ACTIVE	CDIP	J	20	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	SN54HC273J	Samples
SN74HC273DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC273	Samples
SN74HC273DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC273	Samples
SN74HC273DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HC273	Samples
SN74HC273DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC273	Samples
SN74HC273DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC273	Samples





9-Oct-2020

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74HC273N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC273N	Samples
SN74HC273NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC273N	Samples
SN74HC273NSR	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC273	Samples
SN74HC273PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC273	Samples
SN74HC273PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC273	Samples
SN74HC273PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC273	Samples
SN74HC273PWT	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC273	Samples
SNJ54HC273FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	84099012A SNJ54HC 273FK	Samples
SNJ54HC273J	ACTIVE	CDIP	J	20	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	8409901RA SNJ54HC273J	Samples
SNJ54HC273W	ACTIVE	CFP	W	20	1	TBD	SNPB	N / A for Pkg Type	-55 to 125	8409901SA SNJ54HC273W	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

### PACKAGE OPTION ADDENDUM



9-Oct-2020

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54HC273, SN54HC273-SP, SN74HC273:

Catalog: SN74HC273, SN54HC273

Automotive: SN74HC273-Q1, SN74HC273-Q1

Military: SN54HC273

Space: SN54HC273-SP

#### NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jul-2020

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC273DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74HC273DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74HC273DWRG4	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74HC273NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HC273PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74HC273PWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

www.ti.com 17-Jul-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC273DBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74HC273DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HC273DWRG4	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HC273NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74HC273PWR	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74HC273PWT	TSSOP	PW	20	250	367.0	367.0	38.0

## FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

PW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# W (R-GDFP-F20)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

  D. Index point is provided on cap for terminal identification only.

  E. Falls within Mil—Std 1835 GDFP2—F20



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated