


ISO7021 Ultra-Low Power Two-Channel Digital Isolator

1 Features

- Ultra-low power consumption
 - 4.8 μA per channel quiescent current (3.3 V)
 - 15 μA per channel at 100 kbps (3.3 V)
 - 120 µA per channel at 1 Mbps (3.3 V)
- Robust isolation barrier
 - >100-year projected lifetime
 - 3000 V_{RMS} isolation rating
 - ±100 kV/µs typical CMTI
- Wide supply range: 1.71 V to 1.89 V and 2.25 V to 5.5 V
- Wide temperature range: -55°C to +125°C
- Small 8-SOIC package (8-D)
- Signaling rate: Up to 4 Mbps
- Default output *High* (ISO7021) and *Low* (ISO7021F) options
- Robust electromagnetic compatibility (EMC)
 - System-level ESD, EFT, and surge immunity
 - ±8 kV IEC 61000-4-2 contact discharge protection across isolation barrier
 - Very low emissions
- Safety-related certifications (planned):
 - DIN V VDE 0884-11:2017-01
 - UL 1577 Component Recognition Program
 - IEC 60950-1, IEC 62368-1, IEC 61010-1, IEC60601-1 and GB 4943.1-2011 certifications
 - IECEx (IEC 60079-0 & IEC 60079-11) and ATEX (EN IEC60079-0 & EN 60079-11)

2 Applications

- 4-mA to 20-mA loop powered field transmitters
- Factory automation and process automation



Simplified Application Schematic

Low-power GPIO, UART isolation

3 Description


The ISO7021 device is an ultra-low power, multichannel digital isolator that can be used to isolate CMOS or LVCMOS digital I/Os. Each isolation channel has a logic input and output buffer separated by a double capacitive silicon dioxide (SiO₂) insulation barrier. Innovative edge based architecture combined with an ON-OFF keying modulation scheme allows these isolators to consume very-low power while meeting 3000-V_{RMS} isolation rating per UL1577. The per channel dynamic current consumption of the device is under 120 μ A/Mbps and the per channel static current consumption is 4.8 μ A at 3.3 V, allowing for use of the ISO7021 in both power and thermal constrained system designs.

The device can operate as low as 1.71 V, as high as 5.5 V, and is fully functional with different supply voltages on each side of isolation barrier. The twochannel isolator comes in a narrow body 8-SOIC package with one forward and one reverse-direction channel in a 8-SOIC package. The device has default output high and low options. If the input power or signal is lost, default output is *high* for the ISO7021 device without the suffix F and *low* for the ISO7021F device with the F suffix. See the Device Functional Modes section for more information.

C	Informatio	n	
	DA		

PART NUMBER ⁽¹⁾	PACKAGE	BODY SIZE (NOM)
ISO7021	SOIC (8-D)	4.90 mm × 3.91 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Data Rate vs Power Consumption at 3.3 V



Table of Contents

1 Features	
2 Applications	
3 Description	
4 Revision History	
5 Pin Configuration and Functions	
Pin Functions	
6 Specifications	
6.1 Absolute Maximum Ratings	
6.2 ESD Ratings	
6.3 Recommended Operating Conditions	
6.4 Thermal Information	<mark>6</mark>
6.5 Power Ratings	
6.6 Insulation Specifications	7
6.7 Safety-Related Certifications	8
6.8 Safety Limiting Values	
6.9 Electrical Characteristics 5V Supply	
6.10 Supply Current Characteristics 5V Supply	
6.11 Electrical Characteristics 3.3V Supply	
6.12 Supply Current Characteristics 3.3V Supply	
6.13 Electrical Characteristics 2.5V Supply	
6.14 Supply Current Characteristics 2.5V Supply	
6.15 Electrical Characteristics 1.8V Supply	
6.16 Supply Current Characteristics 1.8V Supply	

6.17 Switching Characteristics	
7 Parameter Measurement Information	14
8 Detailed Description	15
8.1 Overview	
8.2 Functional Block Diagram	15
8.3 Feature Description.	
8.4 Device Functional Modes	
9 Application and Implementation	18
9.1 Application Information	
9.2 Typical Application	
10 Power Supply Recommendations	
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	
12 Device and Documentation Support	
12.1 Documentation Support	
12.2 Receiving Notification of Documentation Updates	
12.3 Support Resources	25
12.4 Trademarks	
12.5 Electrostatic Discharge Caution	
12.6 Glossary	
13 Mechanical, Packaging, and Orderable	
Information	25

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision * (July 2019) to Revision A (October 2019)	Page
•	RTM release	1
С	hanges from Revision A (October 2019) to Revision B (August 2020)	Page
•	Updated front page by renaming the certifications, adding (planned) and including the completed ATEX certification.	
•	Added IECEx and ATEX to Safety-Related Certifications	<mark>8</mark>
•	Added Section 9.1.2 section.	20
•	Updated pin numbers to reflect 8D package	<mark>21</mark>



Device Comparison Table

Table 5-1. Device Features						
PART NUMBER	CHANNEL DIRECTION	MAXIMUM DATA RATE	DEFAULT OUTPUT	PACKAGE	RATED ISOLATION	
ISO7021	1 Forward, 1 Reverse	4 Mbps	High	SOIC-8	3000 V _{RMS} / 4242 V _{PK}	
ISO7021 with F suffix	1 Forward, 1 Reverse	4 Mbps	Low	SOIC-8	3000 V _{RMS} / 4242 V _{PK}	

Table 5-1. Device Features

5 Pin Configuration and Functions

Pin Functions




Figure 5-1. D Package 8-Pin SOIC Top View

	PIN	I/O	DESCRIPTION			
NAME	NO.	- <i>1/</i> O	DESCRIPTION			
GND1	4	_	Ground connection for V _{CC1}			
GND2	5	_	Ground connection for V _{CC2}			
INA	7	I	Input, channel A			
INB	3	I	Input, channel B			
OUTA	2	0	Output, channel A			
OUTB	6	0	Output, channel B			
V _{CC1}	1	_	Power supply, side 1			
V _{CC2}	8	_	Power supply, side 2			

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (2) (3)}

		MIN	MAX	UNIT
	V _{CC1} to GND1	-0.5	6	N/
Supply Voltage	V _{CC2} to GND2	-0.5	6	V
Input/Output Voltage	INx to GNDx	-0.5	V _{CCX} + 0.5	N/
	OUTx to GNDx	-0.5	V _{CCX} + 0.5	v
Output Current	lo	-15	15	mA
Temperature	Operating junction temperature, T _J		150	°C
	Storage temperature, T _{stg}	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values

(3) Maximum voltage must not exceed 6 V.

6.2 ESD Ratings

(1) (2)

			VALUE	UNIT
V _(ESD) Electrostatic discharge		Human body model (HBM), per ANSI/ ESDA/JEDEC JS-001, all pins ⁽¹⁾	±6000	
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1500	V
		Contact discharge per IEC 61000-4-2; Isolation barrier withstand test ^{(3) (4)}	±8000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

(3) IEC ESD strike is applied across the barrier with all pins on each side tied together creating a two-terminal device.

(4) Testing is carried out in air or oil to determine the intrinsic contact discharge capability of the device.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
V _{CC1} ⁽¹⁾	Supply Voltage Side 1	V _{CCO} ⁽²⁾ = 1.8 V	1.71	1.89	V
V _{CC1} ⁽¹⁾	Supply Voltage Side 1	V _{CCO} = 2.5 V to 5 V	2.25	5.5	V
V _{CC2} (1)	Supply Voltage Side 2	V _{CCO} = 1.8 V	1.71	1.89	V
V _{CC2} ⁽¹⁾	Supply Voltage Side 2	V _{CCO} = 2.5 V to 5 V	2.25	5.5	V
V _{IH}	High level Input voltage	I	0.7 x V _{CCI}	V _{CCI}	V
V _{IL}	Low level Input voltage		0	0.3 x V _{CCI}	V
	High level output current	V _{CCO} = 5 V	-4		mA
		V _{CCO} = 3.3 V	-2		mA
ОН		V _{CCO} = 2.5 V	-1		mA
		V _{CCO} = 1.8 V	-1		mA
		V _{CCO} = 5 V		4	mA
	Low lovel output ourrent	V _{CCO} = 3.3 V		2	mA
OL	Low level output current	V _{CCO} = 2.5 V		1	mA
		V _{CCO} = 1.8 V		1	mA
DR	Data Rate		0	4	Mbps
Γ _A	Ambient temperature		-55	125	°C

(1) V_{CC1} and V_{CC2} can be set independent of one another

(2) V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC}



6.4 Thermal Information

	ISO7021		
THERMAL METRIC ⁽¹⁾	D (SOIC)	UNIT	
	8 PINS		
Junction-to-ambient thermal resistance	94.3	°C/W	
Junction-to-case (top) thermal resistance	28.6	°C/W	
Junction-to-board thermal resistance	43.6	°C/W	
Junction-to-top characterization parameter	2.3	°C/W	
Junction-to-board characterization parameter	42.9	°C/W	
Junction-to-case (bottom) thermal resistance	_	°C/W	
	Junction-to-ambient thermal resistance Junction-to-case (top) thermal resistance Junction-to-board thermal resistance Junction-to-top characterization parameter Junction-to-board characterization parameter	THERMAL METRIC ⁽¹⁾ D (SOIC) B PINS Junction-to-ambient thermal resistance 94.3 Junction-to-case (top) thermal resistance 28.6 Junction-to-board thermal resistance 43.6 Junction-to-top characterization parameter 2.3 Junction-to-board characterization parameter 42.9	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Power Ratings

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
PD	Maximum power dissipation (both sides)	V _{CC1} = V _{CC2} = 5.5 V, T _J = 150°C, C _L = 15			8.4	mW
P _{D1}		pF, Input a 2-MHz 50% duty cycle square			4.2	mW
P _{D2}	Maximum power dissipation (side-2)	wave			4.2	mW



6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	SPECIFIC ATIONS	UNIT
			8-D	
IEC 6066	4-1			
CLR	External clearance ⁽¹⁾	Side 1 to side 2 distance through air	4	mm
CPG	External creepage ⁽¹⁾	Side 1 to side 2 distance across package surface	4	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>17	μm
СТІ	Comparative tracking index	IEC 60112; UL 746A	>600	V
	Material Group	According to IEC 60664-1	I	
		Rated mains voltage ≤ 150 V _{RMS}	I-IV	
	Overvoltage category	Rated mains voltage ≤ 300 V _{RMS}	1-111	
DIN V VD	DE V 0884-11:2017-01			
VIORM	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	566	V _{PK}
VIOWM	Maximum isolation working voltage	AC voltage (sine wave); time-dependent dielectric breakdown (TDDB) test;	400	V _{RMS}
		DC voltage	566	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	$V_{\text{TEST}} = V_{\text{IOTM}}$, t = 60 s (qualification); $V_{\text{TEST}} =$ 1.2 × V_{IOTM} , t = 1 s (100% production)	4242	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽²⁾	Test method per IEC 62368-1, 1.2/50 μ s waveform, V _{TEST} = 1.6 × V _{IOSM} = TBD V _{PK} (qualification)	4000	V _{PK}
		Method a: After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10$ s	≤ 5	
q _{pd}	Apparent charge ⁽³⁾	Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.6 \times V_{IORM}$, $t_m = 10$ s	≤ 5	рС
		Method b1: At routine test (100% production) and preconditioning (type test), $V_{ini} = V_{IOTM}$, $t_{ini} = 1$ s; $V_{pd(m)} = 1.875 \times V_{IORM}$, $t_m = 1$ s	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁴⁾	V_{IO} = 0.4 × sin (2 πft), f = 1 MHz	1	pF
		V _{IO} = 500 V, T _A = 25°C	> 10 ¹²	
R _{IO}	Insulation resistance, input to output ⁽⁴⁾	$V_{IO} = 500 \text{ V}, \ 100^{\circ}\text{C} \le \text{T}_{A} \le 150^{\circ}\text{C}$	> 10 ¹¹	Ω
		V _{IO} = 500 V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		55/125/ 21	
UL 1577				
V _{ISO}	Withstand isolation voltage	$V_{TEST} = V_{ISO}$, t = 60 s (qualification); $V_{TEST} = 1.2$ × V_{ISO} , t = 1 s (100% production)	3000	V _{RMS}

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.

(2) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

(3) Apparent charge is electrical discharge caused by a partial discharge (pd).

(4) All pins on each side of the barrier tied together creating a two-pin device.



6.7 Safety-Related Certifications

VDE	CSA	UL	CQC	TUV	IECEx / ATEX
Plan to certify according to DIN V VDE V 0884-11:2017- 01	Certified according to IEC 60950-1 and IEC 62368-1	Plan to certify according to UL 1577 Component Recognition Program	Plan to certify according to GB4943.1-2011	Plan to certify according to EN 61010-1:2010 (3rd Ed) and EN 60950- 1:2006/A2:2013	Certified for use in intrinsic safety (IS) to IS applications under ATEX and IECEx.
Maximum transient isolation voltage, 4242 V_{PK} ; Maximum repetitive peak isolation voltage, 566 V_{PK} ; Maximum surge isolation voltage, 4000 V_{PK}	$\begin{array}{l} 3000 \; V_{RMS} \; insulation \\ per CSA \\ 60950-1-07+A1+A2, \\ IEC \; 60950-1 \; 2nd \\ Ed.+A1+A2, \; CSA \\ 62368-1-14 \; and \; IEC \\ 62368-1:2014 \; 370 \\ V_{RMS} \; (DBQ-16) \\ maximum \; working \\ voltage \; (pollution \\ degree \; 2, \; material \\ group \; I) \end{array}$	Single protection, 3000 V _{RMS}	Basic insulation, Altitude ≤ 5000 m, Tropical Climate, 250 V _{RMS} maximum working voltage	$\begin{array}{l} 3000 \ V_{RMS} \ \text{insulation} \\ \text{per EN 61010-1:2010} \\ (3rd Ed) \ \text{up to working} \\ \text{voltage of 300 } V_{RMS} \\ 3000 \ V_{RMS} \ \text{insulation} \\ \text{per EN 60950-} \\ 1:2006/A2:2013 \ \text{up to} \\ \text{working voltage of} \\ 370 \ V_{RMS} \end{array}$	ATEX: EN IEC60079-0:2018 and EN 60079-11:2012 IECEx:IEC 60079-0:2017 (7th Ed) and IEC60079-11:2011 (6th Ed) Markings: II 1G Ex ia IIC Ga See the Section 9.1.2
Certificate planned	Certificate planned	Certificate planned	Certificate planned	Certificate planned	IECEx certificate: IECEx CSA 20.012U ATEX certificate: CSANe 20ATEX2090U

6.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
D-8 PACKAGE							
		$R_{\theta JA} = 94.3^{\circ}C/W, V_I = 5.5 V, T_J = 150^{\circ}C, T_A = 25^{\circ}C$			241	mA	
	Sofaty input output or aupply ourrant	$R_{\theta JA} = 94.3^{\circ}C/W, V_I = 3.6 V, T_J = 150^{\circ}C, T_A = 25^{\circ}C$			368	mA	
IS	Safety input, output, or supply current	$R_{\theta JA} = 94.3^{\circ}C/W, V_I = 2.75 V, T_J = 150^{\circ}C, T_A = 25^{\circ}C$		·	482	ma	
		$R_{\theta JA} = 94.3^{\circ}C/W, V_I = 1.89 V, T_J = 150^{\circ}C, T_A = 25^{\circ}C$			701	mA	
Ps	Safety input, output, or total power	R _{0JA} = 94.3°C/W, T _J = 150°C, T _A = 25°C			1325	mW	
Τs	Maximum safety temperature				150	°C	

The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S (1) and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_A.

The junction-to-air thermal resistance, R_{0JA}, in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta,JA} \times P$, where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum allowed junction temperature. $P_S = I_S \times V_I$, where V_I is the maximum input voltage.



6.9 Electrical Characteristics 5V Supply

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IT+(IN)}	Rising input switching threshold			0.	7 x V _{CCI} ⁽¹⁾	V
V _{IT-(IN)}	Falling input switching threshold		0.3 x V _{CCI}			V
V _{OH}	High-level output voltage	I _{OH} = -4 mA	V _{CCO} - 0.4			V
V _{OL}	Low-level output voltage	I _{OL} = 4 mA			0.4	V
V _{I(HYS)}	Input threshold voltage hysteresis		0.1 x V _{CCI}			V
I _{IH}	High-level input current	$V_{IH} = V_{CCI}$ ⁽¹⁾ at INx			1	μA
IIL	Low-level input current	V _{IL} = 0 V at INx	-1			μA
CMTI	Common mode transient immunity	$V_{I} = V_{CC} \text{ or } 0 \text{ V}, V_{CM} = 1200 \text{ V}$	50	100		kV/us
C _i	Input Capacitance ⁽²⁾	$V_{I} = V_{CC}/2 + 0.4 \times sin(2\pi ft), f = 2$ MHz, $V_{CC} = 5$ V		2		pF

(1) V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC}

(2) Measured from input pin to same side ground.

6.10 Supply Current Characteristics 5V Supply

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN TYP	MAX	UNIT
ISO7021					
	V _I = V _{CC1} (ISO7021); V _I = 0 V (ISO7021	I _{CC1}	5.9	11.8	μA
Supply current - DC	with F suffix)	I _{CC2}	5.9	11.8	μA
signal	$V_{\rm I}$ = 0 V (ISO7021); $V_{\rm I}$ = $V_{\rm CC1}$ (ISO7021 with F suffix)	I _{CC1}	6.5	11.9	μA
		I _{CC2}	6.5	11.9	μA
	10 kbps, No Load	I _{CC1}	7.2	12.2	μΑ
		I _{CC2}	7.2	12.2	μA
Supply current - AC	100 kbps, No Load	I _{CC1}	15.9	27.7	μΑ
signal		I _{CC2}	15.9	27.7	μΑ
	1 Mbps, No Load	I _{CC1}	129.0	175.0	μΑ
		I _{CC2}	129.0	175.0	μΑ
	$V_I = V_{CC1}$ (ISO7021); $V_I = 0 V$ (ISO7021 with F suffix)	I _{CC1(ch)} + I _{CC2(ch)}	5.9	11.4	μΑ
Total Supply Current	$V_I = 0 V (ISO7021); V_I = V_{CC1} (ISO7021)$ with F suffix)	I _{CC1(ch)} + I _{CC2(ch)}	6.5	11.8	μΑ
Per Channel	10 kbps, No Load	I _{CC1(ch)} + I _{CC2(ch)}	7.2	12.2	μA
	100 kbps, No Load	I _{CC1(ch)} + I _{CC2(ch)}	15.9	27.8	μA
	1 Mbps, No Load	$I_{CC1(ch)} + I_{CC2(ch)}$	129.0	175.0	μA



6.11 Electrical Characteristics 3.3V Supply

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
V _{IT+(IN)}	Rising input switching threshold				0.7 x V _{CCI} ⁽¹⁾	V
V _{IT-(IN)}	Falling input switching threshold		0.3 x V _{CCI}			V
V _{OH}	High-level output voltage	I _{OH} = -2mA	V _{CCO} - 0.3			V
V _{OL}	Low-level output voltage	I _{OL} = 2mA			0.3	V
V _{I(HYS)}	Input threshold voltage hysteresis		0.1 x V _{CCI}			V
I _{IH}	High-level input current	V _{IH} = V _{CCI} ⁽¹⁾ at INx			1	μA
IIL	Low-level input current	V _{IL} = 0 V at INx	-1			μA
CMTI	Common mode transient immunity	$V_{I} = V_{CC} \text{ or } 0 \text{ V}, V_{CM} = 1200 \text{ V}$	50	100		kV/us
Ci	Input Capacitance ⁽²⁾			2		pF

(1) V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC}

(2) Measured from input pin to same side ground.

6.12 Supply Current Characteristics 3.3V Supply

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN TYP	MAX	UNIT
ISO7021					
	V _I = V _{CC1} (ISO7021); V _I = 0 V (ISO7021	I _{CC1}	4.8	7.8	μA
Supply current - DC	with F suffix)	I _{CC2}	4.8	7.8	μA
signal	V _I = 0 V (ISO7021); V _I = V _{CC1} (ISO7021	I _{CC1}	5.2	8.4	μA
	with F suffix)	$\frac{ c_{C1}(1001021), V_1 = 0 V_1(1001021)}{ c_{C2}} = \frac{ c_{C1} }{ c_{C2} } =$	μΑ		
	10 kbps No Load	I _{CC1}	5.7	8.8	μA
		I _{CC2}	5.7	8.8	μA
Supply current - AC	100 kbps, No Load	I _{CC1}	15.0	23.0	μA
signal		I _{CC2}	15.0	23.0	μA
	1 Mhrs. No. Lood	I _{CC1}	120.0	153.0	μΑ
		I _{CC2}	120.0	155.0	μA
	$V_I = V_{CC1}$ (ISO7021); $V_I = 0 V$ (ISO7021 with F suffix)	I _{CC1(ch)} + I _{CC2(ch)}	4.8	7.8	μA
Total Supply Current Per Channel	$V_I = 0 V (ISO7021); V_I = V_{CC1} (ISO7021)$ with F suffix)	$I_{CC1(ch)} + I_{CC2(ch)}$	5.2	8.4	μA
	10 kbps, No Load	I _{CC1(ch)} + I _{CC2(ch)}	5.7	8.8	μA
	100 kbps, No Load	I _{CC1(ch)} + I _{CC2(ch)}	15.0	23.0	μA
	1 Mbps, No Load	I _{CC1(ch)} + I _{CC2(ch)}	120.0	153.0	μA



6.13 Electrical Characteristics 2.5V Supply

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IT+(IN)}	Rising input switching threshold				0.7 x V _{CCI} ⁽¹⁾	V
V _{IT-(IN)}	Falling input switching threshold		0.3 x V _{CCI}			V
V _{OH}	High-level output voltage	I _{OH} = -1mA	V _{CCO} - 0.2			V
V _{OL}	Low-level output voltage	I _{OL} = 1mA			0.2	V
V _{I(HYS)}	Input threshold voltage hysteresis		0.1 x V _{CCI}			V
I _{IH}	High-level input current	V _{IH} = V _{CCI} ⁽¹⁾ at INx			1	μA
IIL	Low-level input current	V _{IL} = 0 V at INx	-1			μA
CMTI	Common mode transient immunity	V _I = V _{CC} or 0 V, V _{CM} = 1200 V	50	100		kV/us
C _i	Input Capacitance ⁽²⁾	$V_{I} = V_{CC} / 2 + 0.4 \times sin(2\pi ft), f = 2$ MHz, $V_{CC} = 2.5 V$		2		pF

(1) V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC}

(2) Measured from input pin to same side ground.

6.14 Supply Current Characteristics 2.5V Supply

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN TYP	MAX	UNIT
ISO7021					
	V _I = V _{CC1} (ISO7021); V _I = 0 V (ISO7021	I _{CC1}	4.4	6.9	μA
Supply current - DC	with F suffix)	I _{CC2}	4.3	6.9	μA
signal	V _I = 0 V (ISO7021); V _I = V _{CC1} (ISO7021	I _{CC1}	4.8	7.4	μA
	with F suffix)	I _{CC2}	4.8	4.4 6.9 4.3 6.9 4.8 7.4 4.8 7.4 5.0 7.8 12.4 21.2 112.0 144.0 113.0 144.0 4.8 7.4 5.0 7.8 12.4 21.2 12.4 21.2 113.0 144.0 4.4 6.9 4.8 7.4 5.0 7.8 12.4 21.2	μA
	10 kbps, No Load	I _{CC1}	5.0	7.8	μA
		I _{CC2}	5.0	7.8	μA
Supply current - AC	100 kbps, No Load	I _{CC1}	12.4	21.2	μA
signal		I _{CC2}	12.4	21.2	μA
	1 Mbps, No Load	I _{CC1}	112.0	144.0	μA
		I _{CC2}	113.0	144.0	μA
	$V_I = V_{CC1}$ (ISO7021); $V_I = 0 V$ (ISO7021 with F suffix)	I _{CC1(ch)} + I _{CC2(ch)}	4.4	6.9	μA
Total Supply Current Per Channel	$V_I = 0 V (ISO7021); V_I = V_{CC1} (ISO7021)$ with F suffix)	I _{CC1(ch)} + I _{CC2(ch)}	4.8	7.4	μA
	10 kbps, No Load	I _{CC1(ch)} + I _{CC2(ch)}	5.0	7.8	μA
	100 kbps, No Load	I _{CC1(ch)} + I _{CC2(ch)}	12.4	21.2	μA
	1 Mbps, No Load	I _{CC1(ch)} + I _{CC2(ch)}	113.0	144.0	μA
	•				



6.15 Electrical Characteristics 1.8V Supply

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IT+(IN)}	Rising input switching threshold			0.	7 x V _{CCI} ⁽¹⁾	V
V _{IT-(IN)}	Falling input switching threshold		0.3 x V _{CCI}			V
V _{OH}	High-level output voltage	I _{OH} = -1mA	V _{CCO} - 0.2			V
V _{OL}	Low-level output voltage	I _{OL} = 1mA			0.2	V
V _{I(HYS)}	Input threshold voltage hysteresis		0.1 x V _{CCI}			V
I _{IH}	High-level input current	V _{IH} = V _{CCI} ⁽¹⁾ at INx			1	μA
IIL	Low-level input current	V _{IL} = 0 V at INx	-1			μA
CMTI	Common mode transient immunity	$V_{I} = V_{CC} \text{ or } 0 \text{ V}, V_{CM} = 1200 \text{ V}$	50	100		kV/us
C _i	Input Capacitance ⁽²⁾	$V_{I} = V_{CC}/2 + 0.4 \times sin(2\pi ft), f = 2$ MHz, $V_{CC} = 1.8 V$		2		pF

(1) V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC}

(2) Measured from input pin to same side ground.

6.16 Supply Current Characteristics 1.8V Supply

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN TYP	MAX	UNIT
ISO7021					
	V _I = V _{CC1} (ISO7021); V _I = 0 V (ISO7021	I _{CC1}	3.4	5.7	μA
Supply current - DC	with F suffix)	I _{CC2}	3.4	5.7	μA
signal	$V_{I} = 0 V (ISO7021); V_{I} = V_{CC1} (ISO7021)$ with F suffix)	I _{CC1}	3.8	6.2	μΑ
		I _{CC2}	3.8	6.2	μΑ
	10 kbps, No Load	I _{CC1}	4.1	6.7	μΑ
		I _{CC2}	4.1	6.7	μΑ
Supply current - AC	100 kbps, No Load	I _{CC1}	9.9	19.3	μΑ
signal		I _{CC2}	9.9	19.3	μΑ
	1 Mbps, No Load	I _{CC1}	90.0	134.0	μΑ
		I _{CC2}	90.0	134.0	μΑ
	$V_I = V_{CC1}$ (ISO7021); $V_I = 0 V$ (ISO7021 with F suffix)	$I_{CC1(ch)} + I_{CC2(ch)}$	3.4	5.7	μA
Total Supply Current Per Channel	$V_I = 0 V (ISO7021); V_I = V_{CC1} (ISO7021)$ with F suffix)	I _{CC1(ch)} + I _{CC2(ch)}	3.8	6.2	μA
	10 kbps, No Load	I _{CC1(ch)} + I _{CC2(ch)}	3.9	6.7	μA
	100 kbps, No Load	I _{CC1(ch)} + I _{CC2(ch)}	9.9	19.3	μA
	1 Mbps, No Load	I _{CC1(ch)} + I _{CC2(ch)}	90.0	134.0	μA




6.17 Switching Characteristics

 V_{CC1} , V_{CC2} = 1.71 V to 1.89 V or 2.25 V to 5.5 V (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	See Figure 7-1		140	165	ns
t _{P(dft)}	Propagation delay drift			15		ps/°C
t _{UI}	Minimum pulse width	See Figure 7-1	250			ns
PWD	Pulse width distortion				10	ns
t _{sk(o)}	Channel to channel output skew time				10	ns
t _{sk(p-p)}	Part to part skew time				70	ns
+	Output signal rise time	V _{CC} = 1.71 V to 1.9 V, See Figure 7-1			8	ns
t _r		V _{CC} = 2.25 V to 5.5 V, See Figure 7-1			5	ns
+	Output signal fall time	V _{CC} = 1.71 V to 1.9 V, See Figure 7-1			8	ns
t _f	Output signal fall time	V _{CC} = 2.25 V to 5.5 V, See Figure 7-1			5	ns
t _{DO}	Default output delay time from input power loss	See Figure 7-2		400	750	us
t _{PU}	Time from UVLO to valid output data		1		5	ms
F _R	Refresh rate		5	10		kbps




7 Parameter Measurement Information





- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, t_r \leq 3 ns, t_f \leq 3ns, Z₀ = 50 Ω . At the input, 50 Ω resistor is required to terminate Input Generator signal. It is not needed in actual application.
- B. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.





- A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within ±20%.
- B. Power Supply Ramp Rate = 10 mV/ns





A. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.





8 Detailed Description

8.1 Overview

The ISO7021 device uses edge encoding of data with an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide isolation barrier. The transmitter uses a high frequency carrier signal to pass data across the barrier representing a signal edge transition. Using this method achieves very low power consumption and high immunity. The receiver demodulates the carrier signal after advanced signal conditioning and produces the output through a buffer stage. For low data rates, a refresh logic option is available to make sure the output state matches the input state. Advanced circuit techniques are used to maximize the CMTI performance and minimize the radiated emissions due to the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, Figure 8-2, shows a functional block diagram of a typical channel.

8.2 Functional Block Diagram




Figure 8-1. Conceptual Block Diagram of a Digital Capacitive Isolator




Figure 8-2. Conceptual Block Diagram of a Digital Capacitive Isolator

8.3 Feature Description

8.3.1 Refresh

The ISO7021 uses an edge based encoding scheme to transfer an input signal change across the isolation barrier versus sending across the DC state. The built in refresh function consistently validates that the DC output state of each isolator channel matches the DC input state. An internal watchdog timer monitors for activity on the individual inputs and transmits the logic state when there is no input signal transition for more than 100 μ s. This ensures that the input and output state of the isolator always match.

8.3.2 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO70xx family of devices incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.

The device has no issue being able to meet either CISPR 22 Class A and CISPR22 Class B standards in an unshielded environment.

INSTRUMENTS



8.4 Device Functional Modes

 Table 8-1 shows the functional modes for the device.

V _{CCI} 1	V _{cco}	INPUT (INx) <mark>3</mark>	OUTPUT (OUTx)	COMMENTS							
		н	н	Normal Operation:							
PU	PU	L	L	A channel output assumes the logic state of its input.							
		Х	Default	The channel output assumes the selected default option.							
PD	PU	x	Default	When V_{CCI} is unpowered, a channel output assumes the logic state based on the selected default option. Default is <i>High</i> for the device without the F suffix and <i>Low</i> for device with the F suffix. When V_{CCI} transitions from unpowered to powered-up, a channel output assumes the logic state of the input. When V_{CCI} transitions from powered-up to unpowered, channel output assumes the selected default state.							
x	PD	x	Undetermined	When V_{CCO} is unpowered, a channel output is undetermined and tri state2. When V_{CCO} transitions from unpowered to powered-up, a channel output assumes the selected default option.							

Table	8-1.	Function	Table

- V_{CCI} = Input-side V_{CC}; V_{CCO} = Output-side V_{CC}; PU = Powered up (V_{CC} ≥ 1.54 V); PD = Powered down (V_{CC} ≤ 1.54); X = Irrelevant; H = High level; L = Low level ; Z = High Impedance.
- 2. The outputs are in undetermined state when 1.54 V < V_{CCI}, V_{CCO} < 1.54 V.
- 3. A strongly driven input signal can weakly power the floating V_{CC} through an internal protection diode and cause undetermined output.

8.4.1 Device I/O Schematics




Figure 8-3. Device I/O Schematics



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


9.1 Application Information

The ISO7021 device is an ultra-low power digital isolator. The device uses single-ended CMOS-logic switching technology. The voltage range is from 1.71 V to 1.89 V and 2.25 V to 5.5 V for both supplies, V_{CC1} and V_{CC2} , and can be set irrespective of one another. When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, μ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard. See *Isolated power and data interface for low-power applications reference design* TI Design for detailed information on designing the ISO70xx in low-power applications.

9.1.1 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; see Figure 9-1 for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60 Hz over temperature. For reinforced insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million (ppm) and a minimum insulation lifetime of 20 years. VDE standard also requires additional safety margin of 20% for working voltage and 87.5% for insulation lifetime which translates into minimum required life time of 37.5 years.

Figure 9-2 shows the intrinsic capability of the isolation barrier to withstand high voltage stress over its lifetime. Based on the TDDB data, the intrinsic capability of these devices is 400 VRMS with a lifetime of >100 years. Other factors, such as package size, pollution degree, material group, and so forth can further limit the working voltage of the component. The working voltage of the DBQ-16 package specified up to 400 VRMS. At the lower working voltages, the corresponding insulation barrier life time is much longer.



Oven at 150 °C

Figure 9-1. Test Setup for Insulation Lifetime Measurement






Figure 9-2. Insulation Lifetime Projection Data



9.1.2 Intrinsic Safety

The ISO7021 supports Intrinsically Safe (IS) to IS applications and carry IECEx and ATEX certifications. These devices do not currently support IS to non-IS galvanic isolation applications due to the minimum insulation thickness requirements of IEC 60079-11.

9.1.2.1 Schedule of Limitations

These components are certified to comply with IEC 60079-0, Edition 7, IEC 60079-11, Edition 6, EN IEC60079-0:2018 and EN 60070-11:2012. When one of these components is used in an equipment, the component is to be soldered on a PCB inside a suitable enclosure and re-evaluated as an equipment. The operating temperature range of these components is -55°C to +85°C. The creepage and clearance distances across the isolating component have been evaluated, but the distance to other circuitry remain the responsibility of the user of the final equipment.

This assembly is an isolating component between separate intrinsically safe circuits. The assembly must be connected to suitably certified intrinsically safe circuits considering the entity parameters and temperature ratings in the application scenario shown in Table 9-1

Tuble of T. Entry T drameters and Temperature Ratings										
APPLICATION	ENTITY PARAMETERS SIDE 1	ENTITY PARAMETERS SIDE 2	AMBIENT TEMPERATURE RANGE	MAXIMUM COMPONENT TEMPERATURE						
	Ui = 50 V	Ui = 50 V								
	li = 300 mA	li = 300 mA		183°C						
IS to IS: Case 1	Pi = 1.3 W	Pi = 1.3 W	-55°C to +85°C							
	Li = 0 H	Li = 0 H								
	Ci = 4 pF	Ci = 4 pF								

Table 9-1. Entity Parameters and Temperature Ratings

9.2 Typical Application

Figure 9-3 shows the isolated UART.




Figure 9-3. Isolated UART for a Temperature Field Transmitter



9.2.1 Design Requirements

To design with these devices, use the parameters listed in Table 9-2.

Table	9-2.	Design	Parameters
-------	------	--------	------------

PARAMETER	VALUE
Supply voltage, V_{CC1} and V_{CC2}	1.71 V to 1.89 V or 2.25 V to 5.5 V
Decoupling capacitor between V _{CC1} and GND1	0.1 µF
Decoupling capacitor from V_{CC2} and GND2	0.1 µF

9.2.2 Detailed Design Procedure

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the device only require two external bypass capacitors to operate.




Figure 9-4. Typical ISO7021 Circuit Hook-up



9.2.3 Application Curves

The following typical eye diagrams of the device indicates wide open eye at the maximum data rate of 4 Mbps.




Figure 9-5. Eye Diagram at 4 Mbps PRBS 2¹⁶ – 1, 1.8 V and 25°C



Figure 9-6. Eye Diagram at 4 Mbps PRBS 2¹⁶ – 1, 5 V and 25°C

10 Power Supply Recommendations

Put a $0.1-\mu$ F bypass capacitor at the input and output supply pins (V_{CC1} and V_{CC2}) to make sure that operation is reliable at data rates and supply voltage. Put the capacitors as near to the supply pins as possible. If only one primary-side power supply is available in an application, use a transformer driver to help generate the isolated power for the secondary-side. Texas Instruments recommends the SN6501 device or SN6505A device. Refer to the *SN6501 Transformer Driver for Isolated Power Supplies* data sheet or *SN6505 Low-Noise 1-A Transformer Drivers for Isolated Power Supplies* data sheet for detailed power supply design and transformer selection recommendations.



11 Layout

11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 1-1). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

Refer to the Digital Isolator Design Guide for detailed layout recommendations,.

11.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

11.2 Layout Example




Figure 11-1. Recommended Layer Stack



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Digital Isolator Design Guide
- Texas Instruments, Isolation Glossary
- Texas Instruments, ADS1220 4-Channel, 2-kSPS, Low-Power, 24-Bit ADC with Integrated PGA and Reference data sheet
- Texas Instruments, ADS122U04 24-Bit, 4-Channel, 2-kSPS, Delta-Sigma ADC With UART Interface data sheet
- Texas Instruments, ADS124S0x Low-Power, Low-Noise, Highly Integrated, 6- and 12-Channel, 4-kSPS, 24-Bit, Delta-Sigma ADC with PGA and Voltage Reference data sheet
- Texas Instruments, Uniquely Efficient Isolated DC/DC Converter for Ultra-Low Power and Low-Power Applications TI Design
- Texas Instruments, SN6501 Transformer Driver for Isolated Power Supplies data sheet
- Texas Instruments, SN6505A Low-Noise 1-A Transformer Drivers for Isolated Power Supplies data sheet
- Texas Instruments, Isolated power and data interface for low-power applications reference design TI Design

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
ISO7021D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7021	Samples
ISO7021DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7021	Samples
ISO7021FD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7021F	Samples
ISO7021FDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7021F	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7021DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7021FDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7021DR	SOIC	D	8	2500	350.0	350.0	43.0
ISO7021FDR	SOIC	D	8	2500	367.0	367.0	38.0



www.ti.com

5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
ISO7021D	D	SOIC	8	75	505.46	6.76	3810	4
ISO7021FD	D	SOIC	8	75	505.46	6.76	3810	4

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated